Vector processor system comprised of plural vector processors

Details Vector processor system comprised of plural vector processors Vector processor system comprised of plural vector processors

1983-02-01

1986-12-30

Hoffman, James R.

Boots, shoes, and leggings

G06F 15347, G06F 1516

Patent

active

046333894

ABSTRACT:
An array processor includes a central vector processing unit including a plurality of vector registers and a pipe-line control arithmetic and logical operation unit (ALU) operative to execute an instruction (vector instruction) requiring vector processing, and a plurality of vector processing units including a plurality of vector registers and a pipe-line control ALU operative to execute an instruction (array instruction) requiring array processing. The central vector processing unit fetches and decodes the vector instruction or the array instruction to execute the decoded instruction, when this instruction is a vector instruction, but operates to start the vector processing units when the decoded instruction is an array instruction. Each of the vector processing units executes that operation to one of plural vector data comprising array data to be an object of the operation designated by the decoded instruction, which is designated by the instruction for one of the vector data, when the decoded instruction is an array instruction. When the result of the operation designated by the array instruction is vector data, each of the vector processing units computes and stores one element of vector data in built-in scalar registers, and sends out that element to the central vector processing unit so that the element may be stored in vector registers in the central vector processing unit. When the result of the operation designated by the array instruction is array data, each of the vector processing units computes and stores one vector data of those resultant array data in built-in vector registers.

REFERENCES:
patent: 3684876 (1972-08-01), Sutherland
patent: 4128880 (1978-12-01), Cray, Jr.
patent: 4490786 (1984-12-01), Nakatani
patent: 4507728 (1985-03-01), Sakamoto et al.
patent: 4525796 (1985-06-01), Omoda et al.
patent: 4541046 (1985-09-01), Nagashima et al.
Proceedings of the 1981 International Conference on Parallel Processing, 25-28 Aug. 1981, pp. 266-273, IEEE, N.Y., A. J. Krygiel, "Synchronous Nets for Single Instruction Stream-Multiple Data Stream Computer".
Datamation, vol. 24, No. 2, Feb. 1978, pp. 159-172, Barrington, U.S., C. Jensen: "Taking Another Approach To Supercomputing".

Affiliated with

Also associated with

Rating

Vector processor system comprised of plural vector processors does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Vector processor system comprised of plural vector processors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Vector processor system comprised of plural vector processors will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1551982