Output buffer circuit with output voltage sensing for reducing s

Details Output buffer circuit with output voltage sensing for reducing s Output buffer circuit with output voltage sensing for reducing s

1990-02-22

1991-07-30

Miller, Stanley D.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307451, 307542, 307572, 307547, 307548, 307263, H03K 1716, H03K 19094, H03K 512, H03K 19017

Patent

active

050362224

ABSTRACT:
An output buffer for reducing switching induced noise in high speed integrated circuit devices incorporates a relatively small current carrying capacity secondary pulldown transistor element with the current path first and second terminal leads coupled in parallel with the current path first and second terminal leads of the primary pulldown transistor element. A first output voltage sensing switching circuit is coupled in series between the control terminal leads of the secondary and primary pulldown transistor elements. The secondary pulldown transistor element control terminal lead is coupled in the output buffer to receive a signal propagating through the output buffer first. A relatively small discharge current is therefore initiated from the output before turn on of the relatively large discharge current of the primary pulldown transistor element. The first output voltage sensing switching circuit delays turn on of the primary pulldown transistor element until a threshold voltage below high potential is reached at the output. As result ground bounce and undershoot are each divided into two spikes and the ground rise in potential is constrained to approximately one half that of conventional ground bounce levels. A secondary pullup transistor element with associated noise reduction components can similarly be used on the supply side to reduce V.sub.cc droop and overshoot including a second output voltage sensing switching circuit.

REFERENCES:
patent: 4918339 (1990-04-01), Shigeo et al.
patent: 4954729 (1990-09-01), Urai
patent: 4961010 (1990-10-01), Davis

Affiliated with

Also associated with

Rating

Output buffer circuit with output voltage sensing for reducing s does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Output buffer circuit with output voltage sensing for reducing s, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Output buffer circuit with output voltage sensing for reducing s will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1543915