Output buffered packet switch with a flexible buffer management

Details Output buffered packet switch with a flexible buffer management Output buffered packet switch with a flexible buffer management

1993-10-21

1995-04-11

Hsu, Alpus

Multiplex communications

Wide area network

Packet switching

370 941, H04L 1256

Patent

active

054065569

ABSTRACT:
An output-buffered packet switch with priority packet transmission and a flexible buffer management scheme is disclosed. The switch consists of a sorting network at the input, a nonblocking routing network at the output, and multiple modules of column-fill networks together with the storage elements connected in series to provide a novel buffer management scheme. Each module provides one dedicated buffer for each output port, except the last module where the storage is shared by all the outputs. The combination of dedicated and shared suffering gives high performance for a wide range of traffic conditions. The switch is expandable in the sense that its performance can be enhanced by simply adding more modules. The switch design is distributed and has self-routing capabilities, so it can operate at very high data rates. The output-buffered packet switch can be used to implement a centralized control for another packet switch of higher speed but same functionality.

REFERENCES:
patent: 4516238 (1985-05-01), Huang et al.
patent: 4542497 (1985-09-01), Huang et al.
patent: 4760570 (1988-07-01), Acampora et al.
patent: 4817084 (1989-03-01), Arthurs et al.
patent: 4849968 (1989-07-01), Turner
patent: 4866701 (1989-09-01), Giacopelli et al.
patent: 4893304 (1990-01-01), Giacopelli et al.
patent: 4899335 (1990-02-01), Johnson, Jr. et al.
patent: 4962499 (1990-10-01), Sennema
patent: 5117429 (1992-05-01), Lagoutte
patent: 5126999 (1992-06-01), Munter et al.
patent: 5153578 (1992-10-01), Izawa et al.
patent: 5184346 (1993-02-01), Kozaki et al.
patent: 5274642 (1993-12-01), Widjaja et al.
K. E. Batcher, "Sorting networks and their applications", The Proceedings of AFIPS 1968 SJCC, 1968, pp. 307-314 (reprinted at pp. 576-582 in enclosed copy).
Alan Huang, et al., "Starlite: A Wideband Digital Switch", IEEE Proc. Globecom' 84, Atlanta, Ga., Dec. 1984, pp. 121-125.
Joseph Y. Hui, et al., "A Broadband Packet Switch for Integrated Transport", IEEE Journal of Selected Areas in Communications, vol. SAC-5, No. 8, Oct. 1987, pp. 1264-1273.
Yu-Shuan Yeh, et al., "The Knockout Switch: A Simple, Modular Architecture for High-Performance Packet Switching", IEEE Journal on Selected Areas in Communications, vol. SAC-5, No. 8, Oct. 1987, pp. 1274-1282.
Michel Devault, et al., "The Prelude ATD Experiment: Assessments and Future Prospects", IEEE Journal of Selected Areas in Communications, vol. SAC-6, No. 9, Dec. 1988, pp. 1528-1537 (reprinted at pp. 167-176 in enclosed copy).
Hiroshi Kuwahara, et al., "A shared buffer memory switch for an ATM exchange", IEEE Proc. ICC, Boston, Mass., Jun. 1989, pp. 4.4.1-4.4.5.
J. Y. Hui, "Switching and Traffic Throughout Integrated Broadband Networks", Kluwer Academic Publishers, 1990, pp. 146-151.
J. N. Giacopelli, et al., "Sunshine: A High Performance Self-Routing Broadband Packet Switch Architecture", Proc. ISS, Stockholm, Sweden, May 1990, pp. 123-129.

Affiliated with

Also associated with

Rating

Output buffered packet switch with a flexible buffer management does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Output buffered packet switch with a flexible buffer management , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Output buffered packet switch with a flexible buffer management will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1543873