Data processing system capable of execution of plural instructio

Details Data processing system capable of execution of plural instructio Data processing system capable of execution of plural instructio

1996-09-26

1998-04-28

Shah, Alpesh M.

39580025, G06F 930

Patent

active

057457239

ABSTRACT:
A a data processing system capable of returning correctly from an exceptional processing by the same processing as that in the case of executing instructions one by one without particular control even if an exception occurs in the midway of the instruction processing, and capable of selecting a mode for executing instructions one by one in debugging or a test, so that a plurality of instructions are executed in parallel with simple control.

REFERENCES:
patent: 4626989 (1986-12-01), Torii
patent: 4858105 (1989-08-01), Kuriyama
patent: 4928226 (1990-05-01), Kamada
patent: 4942525 (1990-07-01), Shintani et al.
patent: 5099421 (1992-03-01), Buerkle
patent: 5148528 (1992-09-01), Fite
patent: 5390355 (1995-02-01), Horst
patent: 5396603 (1995-03-01), Tamaki et al.
patent: 5479622 (1995-12-01), Grohoski
Siewioreck, et al., Computer Structures: Principles and Examples, pp. 293-302 (Chapter 19).
Okamoto, et al. "Design Consideration for 32-Bit Microprocessor TX3", COMPCON 88, Spring, Digest of Papers, pp. 25-29.
Kohn, et al. (1989) "A 1,000,000 Transistor Microprocessor", IEEE ISSCC, Digest of Technical Papers, pp. 54-55.

Affiliated with

Also associated with

Rating

Data processing system capable of execution of plural instructio does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data processing system capable of execution of plural instructio, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing system capable of execution of plural instructio will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1542363