Memory management arrangement for microprocessor systems

Details Memory management arrangement for microprocessor systems Memory management arrangement for microprocessor systems

1982-06-09

1985-05-21

Shaw, Gareth D.

Boots, shoes, and leggings

G06F 1516

Patent

active

045190321

ABSTRACT:
A memory management system is structured for use with a self-contained microprocessor to form a multi-user computer. The system operates to establish user and kernel modes each having different operating permissions. When the system is operating in the user mode, certain of the fixed functions of the microprocessor, such as interrupt-off and halt, are blocked from enablement by any user. The system is designed having multiple memory maps, some accessible when in the user mode and all accessible from the kernel mode.

REFERENCES:
patent: 3377624 (1968-04-01), Nelson et al.
patent: 3893084 (1975-07-01), Kotok et al.
patent: 3905023 (1975-09-01), Perpiglia
patent: 3916385 (1975-10-01), Parmar et al.
patent: 4035779 (1977-07-01), Birney et al.
patent: 4087856 (1978-05-01), Attanasio
patent: 4104721 (1978-08-01), Markenstein et al.
patent: 4177510 (1979-12-01), Appell et al.
patent: 4298934 (1981-11-01), Fischer
patent: 4307448 (1981-12-01), Sattler
patent: 4328542 (1982-05-01), Anastas et al.
patent: 4442484 (1984-04-01), Childs, Jr. et al.
Dec, PDP11 Processor Handbook, Digital Equipment Corporation, Ch. 6, "Memory Management", 1981, pp. 135-169.

Affiliated with

Also associated with

Rating

Memory management arrangement for microprocessor systems does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory management arrangement for microprocessor systems, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory management arrangement for microprocessor systems will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1541928