Device for reducing the time of access to information contained

Details Device for reducing the time of access to information contained Device for reducing the time of access to information contained

1979-12-06

1982-08-10

Shaw, Gareth D.

Boots, shoes, and leggings

G06F 300

Patent

active

043441319

ABSTRACT:
A circuit arrangement for reducing access time to information contained in a memory system that includes a register for collecting the information contained in the memory system. The register operates as a flip-flop and is composed of a first inverter, an AND gate and a second inverter. The input of the first inverter is connected to receive the information bits read in a memory block. The AND gate includes two inputs, one of which is connected to the output of the first inverter. The other input receives, at the beginning of the memory reading cycle, an initialization signal for positioning the flip-flop in a given state. The output of the AND gate is connected to the second inverter which has its output connected, in turn, to the input receiving information read from the memory system.

REFERENCES:
patent: 3328566 (1967-06-01), Kinzie et al.
patent: 3428951 (1969-02-01), Lindell
patent: 3492658 (1970-01-01), Klett
patent: 3571808 (1971-02-01), Washizuka et al.
patent: 3801965 (1974-04-01), Berger et al.
patent: 3848232 (1974-11-01), Leibler et al.
patent: 4012721 (1977-03-01), Lindsay

Affiliated with

Also associated with

Rating

Device for reducing the time of access to information contained does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Device for reducing the time of access to information contained , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Device for reducing the time of access to information contained will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1533912