Fishing – trapping – and vermin destroying
Patent
1995-06-01
1998-04-28
Bowers, Jr., Charles L.
Fishing, trapping, and vermin destroying
437 41, 437 44, 437 57, H01L 21336, H01L 218238
Patent
active
057443726
ABSTRACT:
Each of a pair of complementary insulated-gate field-effect transistors is manufactured in an asymmetric lightly doped drain structure that enables the source characteristics to be decoupled from the drain characteristics. Each transistor has a multi-part channel formed with an output portion, which adjoins the drain zone, and a more heavily doped input portion, which adjoins the source zone. The drain zone of each transistor contains a main portion and a more lightly doped extension that meets the output channel portion. The drain extension of each transistor typically extends at least as far below the upper semiconductor surface as the main drain portion so as to help reduce hot-carrier effects. The input channel portion of each transistor is situated in a threshold body zone whose doping determines the threshold voltage. Importantly, the provision of lightly doped source extensions is avoided so that improving the drain characteristics does not harm the source characteristics, and vice versa. In fabricating the complementary transistor structure, the threshold body zone of each transistor is formed at the same time as the drain extension of the other transistor.
REFERENCES:
patent: H986 (1991-11-01), Codella et al.
patent: 4280855 (1981-07-01), Bertin et al.
patent: 4282648 (1981-08-01), Yu et al.
patent: 4442589 (1984-04-01), Doo et al.
patent: 4929991 (1990-05-01), Blanchard
patent: 5027267 (1991-06-01), Hattori
patent: 5155563 (1992-10-01), Davies et al.
patent: 5216272 (1993-06-01), Kubokoya et al.
patent: 5237193 (1993-08-01), Williams et al.
patent: 5296393 (1994-03-01), Smayling et al.
patent: 5306656 (1994-04-01), Williams et al.
patent: 5364807 (1994-11-01), Hwang
patent: 5371394 (1994-12-01), Ma et al.
patent: 5427964 (1995-06-01), Kaneshiro et al.
patent: 5441906 (1995-08-01), Burger
patent: 5451807 (1995-09-01), Fujita
patent: 5482878 (1996-01-01), Burger et al.
S. Wolf, "Silicon Processing for the VLSI Era" vol. II, pp. 356-359, Jun. 1990.
T.N. Buti, et al., IEEE Trans. Electron Dev., 38, 8 (1991) 1757, "A New Asymmetrical Halo Source Gold Drain . . . MOSFET. . . ", Aug. 1991.
S.N. Chakravarti, et al., IBM Tech., Discl. Bulletin, 19, 4 (1976) 1162, "DMOSFET", Sep. 1976.
Meyer, W. G. et al. "Integrable High Voltage CMOS: Devices, Process Application." 1-4 Dec. 1985, IEDM '85, USA, pp. 732-735.
Oxner, "DMOS Satisfies JFET, CMOS, GaAs FET Performance Needs", Microwaves & RF, Aug. 1987, pp. 133-136.
Grove et al., "Effect of Surface Fields on the Breakdown Voltage of Planar Silicon p-n Junctions", IEEE Transactions on Electron Devices, Mar. 1967, vol. ED-14, pp. 157-162.
Bulucea et al., "Surface Breakdown in Silicon Planar Junctions--A Computer-Aided Experimental Determination of the Critical Field", Solid-State Electronics, 1974, vol. 17, pp. 881-888.
Bulcuea, "Avalanche Injection Into The Oxide in Silicon Gate-Controlled Devicess--II. Experimental Results", Solid-State Electronics, 1975, vol. 18, pp. 381-391
Ning, "Hot-Electron Emission from Silicon into Silicon Dioxide", Solid-State Electronics, 1978, vol. 21, pp. 157-162.
Fair, "Challenges to Manufacturing Submicron, Ultra-Large Scale Integrated Circuits", Proceedings of the IEEE, Nov. 1990, vol. 78, No. 11, pp. 1687-1705.
Siliconix, "An Introduction to FETs", Temic, AN101, Low-Power Discretes, Jul. 11, 1994, vol. 12, pp. 1-5.
Armijos, "High-Speed DMOS FET Analog Switches and Switch Arrays", Siliconix, Temic, AN301, Low Power Discretes, Jun. 22, 1994, vol. 12, pp. 33-42.
Sze, VLSI Technology, (McGraw-Hill Book Co., 2dEd., 1988) Section 11.4, pp. 490-493.
Parrillo et al., "Twin-Tub CMOS--A Technology for VLSI Circuits", IEEE, 1980, CH1616-2/80/0000-0752, pp. 752-755.
Grove, Physics and Technology of Semiconductor Devices (John Wiley & Sons, Inc.), Section 6.7, 1967, pp. 191-201.
Koyanagi et al., "Optimum Design of n+n-- Double-Diffused Drain MOSFET to Reduce Hot-Carrier Emission", IEEE Transactions on Electron Devices, Mar. 1985, vol. ED-32, No. 3, pp. 562-570.
Bulucea, "Avalanche Injection into the Oxide in Silicon Gate-Controlled Devices--I. Theory", Solid-State Electronics, 1975, vol. 18, pp. 381-391.
Cottrell et al., "Hot-Electron Emission in N-channel IGFETs", IEEE Transactions on Electron Devices, 1979, vol. ED-26, pp. 520-533.
Ogura et al., "Design and Characteristics of the Lightly Doped Drain-Source (LDD) Insulator Gate Field-Effect Transistor", IEEE Transactions on Electron Devices, 1980, vol. ED-27, pp. 1349-1367.
Ogura et al., "Elimination of Hot Electron Gate Current by the Lightly Doped Drain-Source Structure", IEDM Technical Digest, 1981, pp. 651-654.
Tsang et al., "Fabrication of High-Performance LDDFET's with Oxide Sidewall-Spacer Technology", IEEE Transactions on Electron Devices, Apr. 1982, vol. ED-29, No. 4, pp. 590-596.
Sanchez et al., "Drain-Engineered Hot-Electron-Resistant Device Structures: A review", IEEE Transactions on Electron Devices, 1989, vol. 36, pp. 1125-1132.
Muller et al., Device Electronics for Integrated Circuits (John Wiley & Sons, 2d Ed.), 1986, Chapter 8, pp. 378-421.
El-Kareh et al., Introduction to VLSI Silicon Devices (Kluwer Academic) 1986, Chapter 6, pp. 408-557.
Chang et al., "A High-Performance 0.25 .mu.m CMOS Technology: I--Design and Characterization", IEEE Transactions on Electron Devices, 1992, vol. 39, pp. 959-966.
Davari et al., "A High-Performance 0.25-.mu.m CMOS Technology: II--Technology", IEEE Transactions on Electron Devices, 1992, vol. 39, pp. 959-966.
Takeda et al., "An As-P(n+n-) Double Diffused Drain MOSFET for VLSIs", IEEE Transactions on Electron Devices, Jun. 1983, vol. Ed-30, pp. 652-657.
Bulucea et al., "Trench DMOS Transistor Technology for High-Current (100 A Range) Switching", Solid-State Electronics, 1991, vol. 34, pp. 493-507.
Williams et al., "D/CMOS Processes for Analogue Multiplexers", New Electronics, Jun. 9, 1987, pp. 24-25.
Bowers Jr. Charles L.
Meetin Ronald J.
National Semiconductor Corporation
Radomsky Leon
LandOfFree
Fabrication of complementary field-effect transistors each havin does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fabrication of complementary field-effect transistors each havin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fabrication of complementary field-effect transistors each havin will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1531424