Method of processing a semiconductor wafer to form an array of n

Details Method of processing a semiconductor wafer to form an array of n Method of processing a semiconductor wafer to form an array of n

1993-09-16

1994-03-08

Hearn, Brian E.

Fishing, trapping, and vermin destroying

437 34, 437 43, 437 57, H01L 21266

Patent

active

052926818

ABSTRACT:
Disclosed is fabricating a semiconductor wafer to form a memory array and peripheral area, the array comprising nonvolatile memory devices employing floating gate transistors and the peripheral area comprising CMOS transistors. A first layer of conductive material is applied atop insulating layers. A dielectric layer is applied atop the first conductive layer for use in floating gate transistors within the array. The dielectric layer and first conductive material are etched from the peripheral area, leaving patterned dielectric material and first conductive material in the array. A second layer of conductive material is applied atop the wafer to cover the peripheral area and dielectric layer of the array. The conductive and dielectric materials of the array are patterned and etched separately from the patterning and etching of conductive material of each of the first and second conductivity type CMOS transistors of the peripheral area. As well, the conductive material of the first conductivity type CMOS transistors of the peripheral area are patterned and etched separately from the patterning and etching of each of, a) conductive and dielectric materials of the array, and b) conductive material of the second conductivity type CMOS transistors of the peripheral area. Further, the conductive material of the second conductivity type CMOS transistors of the peripheral area are patterned and etched separately from patterning and etching of each of, a) conductive and dielectric materials of the array, and b) conductive material of the first conductivity type CMOS transistors of the peripheral area.

REFERENCES:
patent: 4434543 (1984-03-01), Schwabe et al.
patent: 4549340 (1985-10-01), Nagasawa et al.
patent: 4851361 (1989-07-01), Schumann et al.
patent: 4929565 (1990-05-01), Parillo
patent: 5175120 (1992-12-01), Lee
patent: 5188976 (1993-02-01), Kume et al.
patent: 5223451 (1993-06-01), Uemura et al.

Affiliated with

Also associated with

Rating

Method of processing a semiconductor wafer to form an array of n does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of processing a semiconductor wafer to form an array of n, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of processing a semiconductor wafer to form an array of n will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-152860