Boots – shoes – and leggings
Patent
1996-06-11
1998-11-10
Trans, Vincent N.
Boots, shoes, and leggings
364578, G06F 1750
Patent
active
058353801
ABSTRACT:
A simulation based power analysis tool extracts "expected" current waveforms from simulation results. These expected waveforms are then used to represent the power consumption for a corresponding circuit cell or groups of cells from which the waveform is derived. The expected waveform is a statistical representation of a current derived over a number of cycles. The expected waveform is derived by recording the starting time of each power arc with respect to a tool defined clock period. The width of the waveform is derived from the average current, propagation delay and intrinsic delay for arc. The expected waveform can take several forms depending on the accuracy required. Each form has a corresponding memory storage requirement. The starting time for each arc can be stored, which yields the most accurate "true" expected waveform. Alternatively, the minimum, maximum and average starting times for a given power arc can be stored from which a "weighted min-max" expected waveform can be constructed. This weighted expected waveform is less accurate than the "true" expected waveform but requires less memory to store the starting times. Alternatively, just the average starting time for the arc can be stored from which an "average" expected waveform can be formed. This form of the expected waveform requires the least amount of memory, but also the least accurate of the three.
REFERENCES:
patent: 5446676 (1995-08-01), Huang et al.
patent: 5473548 (1995-12-01), Omori et al.
patent: 5487017 (1996-01-01), Prasad et al.
patent: 5515302 (1996-05-01), Horr et al.
patent: 5535370 (1996-07-01), Raman et al.
patent: 5553008 (1996-09-01), Huang et al.
patent: 5598348 (1997-01-01), Rusu et al.
patent: 5612636 (1997-03-01), Ko
patent: 5612892 (1997-03-01), Almulla
patent: 5625803 (1997-04-01), McNelly et al.
patent: 5648910 (1997-07-01), Ito
R. Marculescu, D. Marculescu and M. Pedgram, "Efficient Power Estimation for Highly Correlated Input Streams", 32nd Design Automation Conference, pp. 628-634, Jun. 1995.
F. Najm, S. Goel and I. Hajj, "Power Estimation in Sequential Circuits", 32nd Design Automation Conference, pp. 635-640, Jun. 1995.
H. Mehta, M. Borah, R. Owens and M. Irwin, "Accurate Estimation of Combinational Circuit Activity", 32nd Design Automation Conference, pp. 618-622, Jun. 1995.
EPIC PowerMill User Manual Release 3.3, pp. iii-iv, 1995.
Design Power Version 3.2, Synopsys, Inc. 4 pp. 1994.
Appendix G, "Comparison of the C-MDE and Verilog Simulators", LSI Toolkit User's Guide, Release 1.3, LSI Logic Corporation, pp. G-1 through G-5, 1994.
Chapter 19, "Value Change Dump File", Verilog XL Reference, pp. 19-1 through 19-7, Mar. 1994.
Najm, Farid N.; Burch, Richard; Yang, Ping; Hajj, Ibrahim N., "Probabilistic Simulation for Relability Analysis of CMOS VLSI Circuits," IEEE Transactions on Computer-Aided Design, vol. 9, No 4, Apr. 1990.
LSI Logic Corporation
Trans Vincent N.
LandOfFree
Simulation based extractor of expected waveforms for gate-level does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Simulation based extractor of expected waveforms for gate-level , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Simulation based extractor of expected waveforms for gate-level will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1523799