SIMD TCP/UDP checksumming in a CPU

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

364788, 371 53, G06F 1100, G06F 1110, G06F 750

Patent

active

059532408

ABSTRACT:
A CPU adapted to calculate a checksum simultaneously on multiple values packed into a single register. An adder is provided which adds a number of values packed into a first register to a number of packed values from a second register. The adder is constructed, or partitioned, so that the values do not propagate their carry bit to the next value. A special carry bit adder is provided which will add a carry bit out of each partitioned portion back into the sum value to generate the sum required by the checksum protocol.

REFERENCES:
patent: 5327369 (1994-07-01), Ashkenazi
Shipnes, "Graphic Processing with the 88110 RISC Microprocessor" IEEE, 1992, pp. 169-174.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

SIMD TCP/UDP checksumming in a CPU does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with SIMD TCP/UDP checksumming in a CPU, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and SIMD TCP/UDP checksumming in a CPU will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1516330

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.