Memory controller with priority queues

Details Memory controller with priority queues Memory controller with priority queues

1995-03-30

1997-07-15

Chan, Eddie P.

395462, 395485, 395859, 395860, G06F 1318

Patent

active

056491573

ABSTRACT:
A memory controller receives reads, memory writes, and cache writes. A pending read is selected and issued to memory. When a response is received from memory, all cache writes are checked to determine whether any correspond to the pending read. If there is a corresponding cache write, the data from the corresponding cache write is used to respond to the pending read. Otherwise, prior memory writes arc checked to determine whether any correspond to the pending read. If there is a corresponding prior memory write, the data from the corresponding prior memory write is used to respond to the pending read. A coherency check from associated caches may also be performed, and the appropriate data returned to the processor that requested the read. Three queues may control the order in which memory access is performed. A read queue that contains read requests is typically given highest priority, and therefore reads are generally serviced first. A wait queue contains read requests and memory write requests, and is incremented to the pending read before the pending read is completed. As the wait queue is incremented, memory writes from the wait queue are entered onto a ready queue. Each request retrieved from the wait queue is checked against pending requests in the ready queue. Cache writes are entered directly onto the ready queue. When either a conflict is detected for the pending ready, or when the ready queue contains a certain amount of requests, the ready queue is flushed.

REFERENCES:
patent: 3771137 (1973-11-01), Barner et al.
patent: 4141067 (1979-02-01), McLagam
patent: 4493019 (1985-01-01), Kim et al.
patent: 4881163 (1989-11-01), Thomas et al.
patent: 4980852 (1990-12-01), Giroir et al.
patent: 5125083 (1992-06-01), Fite et al.
patent: 5163142 (1992-11-01), Mageau
patent: 5257374 (1993-10-01), Hammer et al.
patent: 5432918 (1995-07-01), Stamm
patent: 5434993 (1995-07-01), Liencres et al.
Jim Handy, "The Cache Memory Book", Academic Press, 1993, pp. 60-86.

Affiliated with

Also associated with

Rating

Memory controller with priority queues does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory controller with priority queues, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory controller with priority queues will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1499620