Method and apparatus for parallel computation

Multiplex communications – Wide area network – Packet switching

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

370 941, H04Q 1104

Patent

active

048933031

ABSTRACT:
A method of parallel computation capable of processing information with an improved processing efficiency is disclosed. The method utilizes the message transfer in terms of message packets in abbreviated format and the recording of the route of the message transfer. An apparatus for performing the method is also disclosed.

REFERENCES:
patent: 4621359 (1986-11-01), McMillen
patent: 4630260 (1986-12-01), Toy et al.
patent: 4638495 (1987-01-01), Koike
patent: 4692917 (1987-09-01), Fujioka
W. J. Dally; A VLSI Architecture for Concurrent Data Structures, "The Torus Routing Chip"; pp. 170-183.
Judy M. Anderson et al.; "The Architecture of FAIM-1", Computer; Jan. 1987; pp. 55-65.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for parallel computation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for parallel computation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for parallel computation will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-149795

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.