Boots – shoes – and leggings
Patent
1987-01-30
1988-12-06
Shaw, Gareth D.
Boots, shoes, and leggings
365189, G11C 700, G06F 1200
Patent
active
047899603
ABSTRACT:
A dual port video memory system includes a serial-to-parallel converter coupled to the input data port and a parallel-to-serial converter coupled to the output data port. Four-bit pixel values are clocked into the serial-to-parallel converter synchronous with an input clock signal and are provided by the parallel-to-serial converter synchronous with an output clock signal. The input and output clock signals may have different frequencies, but the negative-going edges of each of these clock signals are synchronized to the negative-going edges of a master clock signal.
REFERENCES:
patent: 3956737 (1976-05-01), Ball
patent: 4152781 (1979-05-01), Aichelmann, Jr.
patent: 4225947 (1980-09-01), Councill et al.
patent: 4321695 (1982-03-01), Redwine et al.
patent: 4375084 (1983-02-01), Uryshibata
patent: 4388696 (1983-06-01), Test, II et al.
patent: 4415994 (1983-11-01), Ive et al.
patent: 4435992 (1984-05-01), Bechtolsheim
patent: 4493060 (1985-01-01), Varshuey
patent: 4558377 (1985-12-01), Collins et al.
patent: 4608669 (1986-08-01), Klara et al.
patent: 4633441 (1986-12-01), Ishimoto
patent: 4644502 (1987-02-01), Kawashima
patent: 4667313 (1987-05-01), Pinkham et al.
patent: 4685089 (1987-08-01), Patel et al.
patent: 4688197 (1987-08-01), Novak et al.
Nogami, Kazutaka et al, "1.varies.Mbit Virtually Static RAM", IEEE Journal of Solid State Circuits, vol. SC-21 No. 5, 10/86.
Kimura, Katsutaka et al., "Power Reduction Techniques in Megabito RAM's"IEE Journal of Solid State Circuits, vol. SC21, No. 3, 6/86.
Ohta, Kiyoto et al, "A 1-Mbit DRAM with 33-MHz Serial I/O Ports" IEEE Journal of Solid State Circuits, vol. SC-21, No. 5, 10/86.
Fitzgerald Joseph T.
Herrmann Eric P.
Hitachi , Ltd.
Nigon Kenneth N.
Rasmussen Paul J.
LandOfFree
Dual port video memory system having semi-synchronous data input does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dual port video memory system having semi-synchronous data input, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual port video memory system having semi-synchronous data input will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1497133