Coded data generation or conversion – Analog to or from digital conversion – Analog to digital conversion
Patent
1986-11-24
1988-12-06
Shoop, Jr., William M.
Coded data generation or conversion
Analog to or from digital conversion
Analog to digital conversion
375 28, 341144, H03M 134
Patent
active
047898623
DESCRIPTION:
BRIEF SUMMARY
BACKGROUND OF THE INVENTION
The present invention relates to analogue to digital converters.
Known interpolating analogue to digital converters usually comprise a relatively coarse resolution analogue to digital (A/D) converter arranged in a feedback loop in combination with a digital to analogue (D/A) converter; the D/A converter having much finer resolution than the coarse A/D converter. The coarse A/D converter is sampled at a high sample rate with subsequent averaging of the output samples obtained from the coarse resolution A/D converter.
The quantised signal appearing at the output of the coarse A/D converter is an approximation of the analogue signal fed to it, the approximation being dependent upon the quantum jump or step size of the quantisation and the sample rate used in the quantisation process. At any point in time, the difference between the analogue input signal and the output sample from the coarse A/D converter is known as the quantisation error; generally termed Q.
The output from the coarse A/D converter is fed to the finer resolution D/A converter, the output of which is fed back and combined with the incoming analogue input signal to be digitised. However the D/A converter utilised also gives rise to errors; generally defined by the resolution of the D/A converter.
Such interpolating A/D converters also include an analogue controller, usually in the form of a high gain amplifier of gain A, in the feed path to the coarse A/D converter.
According to the present invention there is provided an analogue to digital converter comprising combiner means for receiving an analogue input signal, an analogue controller means for receiving an output from the combiner means, a low resolution analogue to digital converter for receiving an output from the analogue controller means, a digital to analogue converter arranged in a feedback loop to the combiner means, the digital to analogue converter comprising an accumulator the output of which is arranged to drive a finite impulse response filter having a plurality of serially coupled delay elements, output signals from which are summed to provide the digital output signal and which serves also to provide the analogue feedback signal which is fed to the combiner means.
In a preferred embodiment the delay elements are one bit delay elements.
In one embodiment the combiner means is a subtractor unit, the analogue input signal being subtractively combined with the analogue feedback signal.
In another embodiment the combiner means is an adder unit, the analogue feedback signal being fed to the combiner means via an inverter and additively combined at the combiner means with the analogue input signal.
Advantageously the digital to analogue converter co mprises a digital overflowing accumulator.
BRIEF DESCRIPTION OF DRAWINGS
The present invention will be described further, by way of example, with reference to the accompanying drawings in which:
FIG. 1 is a schematic block diagram of an interpolating analogue to digital converter incorporating a one bit quantiser;
FIG. 2 is a schematic block diagram of a sampled data model of the analogue to digital converter of FIG. 1;
FIG. 3 is a schematic diagram of an analogue loop controller of FIG. 1.
FIG. 4 is a graph of the ratio of bandwidth FL and clock rate Fs against resolution;
FIG. 5 is a schematic block diagram of a modified analogue to digital converter;
FIG. 6 is a schematic block diagram of a sampled data model of the analogue to digital converter of FIG. 5;
FIG. 7 is a schematic block diagram of a feedback stabilised sampled data model of FIG. 6;
FIG. 8 is a schematic block diagram of an interpolating digital to analogue converter;
FIG. 9 is a schematic block diagram of a type 1 interpolating digital to analogue converter;
FIG. 10 is a schematic block diagram of a linear analogue to digital converter according to an embodiment of the present invention; and,
FIG. 11 is a schematic block diagram of a low pass third order digital filter used in the analogue to digital converter of FIG. 10.
SPECIFIC DESCRI
REFERENCES:
patent: 3925731 (1975-12-01), Brainard et al.
Blum Richard K.
Oglo Michael F.
Plessey Overseas Limited
Renfro Julian C.
Shoop Jr. William M.
LandOfFree
Analogue to digital converters does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Analogue to digital converters, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Analogue to digital converters will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1495754