Hardware efficient digital channelized receiver

Details Hardware efficient digital channelized receiver Hardware efficient digital channelized receiver

1997-01-21

2000-07-04

Chin, Wellington

Telecommunications

Receiver or analog modulated signal frequency converter

Noise or interference elimination

455307, 455337, 4552261, 342 13, H04B 110

Patent

active

060850779

ABSTRACT:
The present invention documents a digital channelized receiver for signal intercept applications. A hardware efficient implementation of a uniform filter bank in which the number of filters, K, is greater than the decimation factor, M, is provided. By optimizing the filter bank frequency response, in conjunction with K and M, the proposed invention allows a simple channel arbitration logic to be implemented. In addition, the present invention provides reliable instantaneous frequency measurements and parameter estimates across the desired frequency range while reducing the data processing speed requirements by a factor of M.

REFERENCES:
patent: 4547727 (1985-10-01), Tsui et al.
patent: 5499391 (1996-03-01), Tsui
patent: 5535240 (1996-07-01), Carney et al.
patent: 5606575 (1997-02-01), Williams
L.R. Rabiner, R.E. Crochiere "Multirate Digital Signal Processing" Prentiss Hall, Englewood Cliffs, NJ, 1983.

Affiliated with

Also associated with

Rating

Hardware efficient digital channelized receiver does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Hardware efficient digital channelized receiver, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hardware efficient digital channelized receiver will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1494509