Memory access method using intermediate addresses

Details Memory access method using intermediate addresses Memory access method using intermediate addresses

1995-06-06

1998-03-10

Chan, Eddie P.

395417, 395478, G06F 1318, G06F 1210

Patent

active

057271798

ABSTRACT:
In an access method, with which a first processor in a first processor unit can access a memory in a second processor unit in a multi-processor system, a virtual address generated by the first processor is translated into an intermediate address common to the system. The generated intermediate address is output onto a system bus, and is fetched by the second processor unit. The fetched intermediate address is translated into a real address in the second processor. The memory is accessed using the translated real address.

REFERENCES:
patent: 4498146 (1985-02-01), Martinez
patent: 4692858 (1987-09-01), Redford et al.
patent: 4928224 (1990-05-01), Zulian
patent: 5117350 (1992-05-01), Parrish et al.
patent: 5170465 (1992-12-01), McKeeman et al.
patent: 5179703 (1993-01-01), Evans

Affiliated with

Also associated with

Rating

Memory access method using intermediate addresses does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory access method using intermediate addresses, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory access method using intermediate addresses will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-149026