Digital noise feedthrough reducer and synchronizer for mixed-sig

Details Digital noise feedthrough reducer and synchronizer for mixed-sig Digital noise feedthrough reducer and synchronizer for mixed-sig

1990-10-23

1992-03-17

Zazworsky, John

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307443, 364135, 364574, H03K 19003, H03K 500

Patent

active

050971581

ABSTRACT:
A solution to the problem of analog decision making in a "mixed-signal" integrated circuit removes pulses of the local clock from the analog decision trigger whenever chip select is active, thereby freezing the mixed-signal circuit while it is accessed.

REFERENCES:
patent: 4585958 (1986-04-01), Chung et al.
patent: 4857765 (1989-08-01), Cahill et al.
patent: 4950926 (1990-08-01), Isobe et al.
patent: 4965474 (1990-10-01), Childers et al.
Analog Devices, "Minimize the Effects of Digital Feedthrough", Engineering Design News, May 11, 1989, pp. 160-161.

Affiliated with

Also associated with

Rating

Digital noise feedthrough reducer and synchronizer for mixed-sig does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital noise feedthrough reducer and synchronizer for mixed-sig, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital noise feedthrough reducer and synchronizer for mixed-sig will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1478268