Fishing – trapping – and vermin destroying
Patent
1991-02-11
1992-03-17
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437 61, 437 62, 437 69, 437 72, 437 73, 148DIG50, H01L 21302
Patent
active
050968483
ABSTRACT:
A method for forming semiconductor device isolation regions including steps of forming a first insulating film on a semiconductor substrate, removing the first insulating film in a portion to become a device isolation region with use of a resist pattern formed in a one-time lithography step as a mask so as to form an opening which reaches the semiconductor substrate, removing the resist pattern to deposit a second insulating film on the first insulating film and the inside of the opening and then etching the entire surface in order to make the second insulating film remain on only the periphery of the bottom of the opening and to expose the surface of the semiconductor substrate in a central portion of the bottom of the opening, forming an oxide film on the surface of the semiconductor substrate exposed in the central portion of the bottom of the opening with use of the first insulating film and the second insulating film on the periphery of the bottom of the opening as a mask by a selective oxidation method, removing the second insulating film on the periphery of the bottom of the opening and then etching the surface of the semiconductor substrate exposed on the periphery of the bottom of the opening with use of the oxide film formed in the central portion of the bottom of the opening by the selective oxidation method and the first insulating film which remains in portions other than the device isolation region as a mask so as to form a trench, and burying the trench with a third insulating film.
REFERENCES:
patent: H204 (1887-02-01), Oh
patent: 3997378 (1976-12-01), Kaji et al.
patent: 4476623 (1984-10-01), El-Kareh
patent: 4569701 (1986-02-01), Oh
patent: 4641416 (1987-02-01), Iranmanesh
patent: 4653177 (1987-03-01), LeBowitz
patent: 4666557 (1987-05-01), Collins
patent: 4745081 (1988-05-01), Beyer
patent: 4842675 (1989-06-01), Chapman
patent: 4859622 (1989-08-01), Eguchi
patent: 4861729 (1989-08-01), Fuse
patent: 4892614 (1990-01-01), Chapman
patent: 4980305 (1990-12-01), Kadota
patent: 4980306 (1990-12-01), Shimbo
patent: 4980310 (1990-12-01), Matsuda
"A New Trench Isolation Technology as a Replacement of Locos" H. Mikoshiba, T. Homma and K. Hamano; IEDM Technical Digest, 1984, pp. 578-581.
"A Practical Trench Isolation Technology with a Novel Planarization Process" G. Fuse et al.; IEDM Technical Digest, 1987, pp. 732-735.
"Buried-Oxide Isolation with Etch-Stop (Boxes)", Ribert F. Kwasick et al., IEEE Electron Device Letters, vol. 9, No. 2, Feb. 1988.
IBM Technical Disclosure Bulletin vol. 23, No. 11, Apr. 1981.
IBM Technical Disclosure Bulletin vol. 24, No. 7B, Dec. 1981.
Dang Trung
Hearn Brian E.
Sharp Kabushiki Kaisha
LandOfFree
Method for forming semiconductor device isolating regions does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming semiconductor device isolating regions, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming semiconductor device isolating regions will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1475662