Circuit level netlist generation

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

364488, G06F 1560

Patent

active

053847105

ABSTRACT:
A design layout sequence for an application specific integrated circuit such as a gate array includes a schematic capture step, which results in a logic netlist file, and a placement and routing step which results in a number of various files defining, for example, bias drivers, I/O macros, and relationships between chip pads and I/O signals. The design layout sequence culminates in a physical data base file. The connectivity of this physical data base file is checked by first generating a circuit level netlist file for the entire option, and then comparing the circuit level netlist with the physical data base file. In generating the circuit level netlist file, information is obtained from the logic netlist file, as well as from some of the other files created in the design-layout sequence. In addition, basic information from which the circuit level netlist is constructed is obtained from a skeleton file library and a subcircuit library. The contents and methodology for deriving the skeleton file library and the subcircuit library are discussed.

REFERENCES:
patent: 4635208 (1987-01-01), Coleby et al.
patent: 4831543 (1989-05-01), Mastellone
patent: 4922432 (1990-05-01), Kobayashi et al.
patent: 4967367 (1990-10-01), Piednoir
patent: 5038294 (1991-08-01), Arakawa et al.
patent: 5084824 (1992-01-01), Lam et al.
"Hierarchical Functional Verification for Cell-Based Design Styles" by Chen et al., IEE Proceedings, vol. 134, Part G, No. 2, Apr. 1987, pp. 103-109.
"Programs for Verifying Circuit Connectivity of MOS/LSI Mask Artwork" by Takashima et al., IEEE 19th Design Automation Conf., 1982, pp. 544-550.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Circuit level netlist generation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit level netlist generation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit level netlist generation will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1472136

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.