Method and apparatus for improving bus efficiency by enabling ar

Details Method and apparatus for improving bus efficiency by enabling ar Method and apparatus for improving bus efficiency by enabling ar

1995-12-18

1998-12-15

Sheikh, Ayaz R.

Boots, shoes, and leggings

395280, 395287, 364240, 320 44, G06F 1300

Patent

active

058505300

ABSTRACT:
The present invention provides a system that selectively allows an arbitration cycle to occur only when specific data is ready for transfer. That is, a flag register is provided and its output is ANDed with a bus request signal from a bus device. An arbiter will accept a bus request and initiate an arbitration cycle only when the state of a bit in the flag register indicates that actual completion data exists for the requesting device.

REFERENCES:
patent: 5396602 (1995-03-01), Amini et al.
patent: 5471590 (1995-11-01), Melo et al.
patent: 5499346 (1996-03-01), Amini et al.
patent: 5506997 (1996-04-01), Maguire et al.
patent: 5515516 (1996-05-01), Fisch et al.
patent: 5524235 (1996-06-01), Larson et al.
patent: 5528764 (1996-06-01), Heil
patent: 5535340 (1996-07-01), Bell et al.
patent: 5546546 (1996-08-01), Bell et al.
patent: 5548780 (1996-08-01), Krein
patent: 5550989 (1996-08-01), Santos
patent: 5555383 (1996-09-01), Elazar et al.
patent: 5581782 (1996-12-01), Sarangdhar et al.

Affiliated with

Also associated with

Rating

Method and apparatus for improving bus efficiency by enabling ar does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for improving bus efficiency by enabling ar, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for improving bus efficiency by enabling ar will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1464338