Metal working – Method of mechanical manufacture – Assembling or joining
Patent
1981-03-06
1983-03-01
Roy, Upendra
Metal working
Method of mechanical manufacture
Assembling or joining
148 15, 148187, 357 52, 357 54, 357 59, 427 86, 427 94, 29571, H01L 21205, H01L 2934
Patent
active
043751253
ABSTRACT:
The surface termination of a p-n junction of a semiconductor device is passivated with semi-insulating material which is deposited on a thin layer of insulating material formed at the bared semiconductor surface by a chemical conversion treatment at a temperature above room temperature. The layer may be formed by oxidizing the semiconductor material of the body for example in dry oxygen between 300.degree. C. and 500.degree. C. or in an oxidizing liquid containing for example hydrogen peroxide or nitric acid at for example 80.degree. C. The layer is sufficiently thin to permit conduction (e.g. by tunnelling) between the semi-insulating material and the surface but thick enough to reduce said conduction so that when the junction is reverse-biased leakage current flows further along the semi-insulating material before flowing out to the surface across the layer. This increases the spread of the junction depletion layer along the surface thereby permitting a high breakdown voltage even with a high resistivity for the material. The thin layer can also act as a barrier against gettering of lifetime-killers (e.g. gold) from the semiconductor body by the semi-insulating material. The semi-insulating material may be based on amorphous or polycrystalline silicon or a chalcogenide.
REFERENCES:
patent: 3391287 (1968-07-01), Kao
patent: 3943621 (1976-03-01), Hartman
patent: 4056415 (1977-11-01), Cook et al.
patent: 4060827 (1977-11-01), Ono et al.
patent: 4063275 (1977-12-01), Matsushita et al.
patent: 4086613 (1978-04-01), Biet et al.
patent: 4086614 (1978-04-01), Scheidel
patent: 4194934 (1980-03-01), Blaske et al.
patent: 4202916 (1980-05-01), Chadda
Matsushita et al., IEEE-Trans. Electron Devices, ED-23, (1976), 826.
Smeets et al., J. Electrochem. Soc., 124, (1977), 1458.
Miller Paul R.
Roy Upendra
U.S. Philips Corporation
LandOfFree
Method of passivating pn-junction in a semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of passivating pn-junction in a semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of passivating pn-junction in a semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1456893