Direct memory access controller with adaptive pipelining and bus

Details Direct memory access controller with adaptive pipelining and bus Direct memory access controller with adaptive pipelining and bus

1990-11-16

1993-01-26

Dixon, Joseph L.

Boots, shoes, and leggings

364DIG1, G06F 1314

Patent

active

051828006

ABSTRACT:
An improved multi-channel direct memory access (DMA) controller for data processing systems provides adaptive pipelining and time overlapping of operations performed relative to communication channels. Registers and resources used to pipeline communication data and control signals relative to plural channels are adaptively shared relative to a single channel when command chaining is required relative to that channel. In command chaining a plural word command, termed a Device Control Block (DCB), is fetched from an external system memory via a bus having severe time constraints relative to potential real time requirements of the channels. Pipelining and time overlapping of channel operations, relative to plural channels, increases the effective rate of transfer at the bus interface to the system memory, and thereby allows for the controller to be used for applications in which throughput requirements and bus access constraints could otherwise conflict.

REFERENCES:
patent: 4228496 (1980-10-01), Katzman et al.
patent: 4272819 (1981-06-01), Katsumata
patent: 4371928 (1983-02-01), Barlow
patent: 4481572 (1984-11-01), Ochsner
patent: 4604683 (1986-08-01), Russ et al.
patent: 4646236 (1987-02-01), Crockett
patent: 4716523 (1987-12-01), Burrus, Jr. et al.
patent: 4809155 (1989-02-01), Costes
patent: 4821170 (1989-04-01), Bernick et al.
patent: 4979104 (1990-12-01), Holtey et al.
patent: 5031091 (1991-07-01), Wakatsuki et al.
"DMA Controller Relieves Host of I/O Management" S. Searcy, Digital Design, May 1985, pp. 79, 86, 88, 90 & 92.
"DMA Rotating Queue 32-bit Address Generation", Brown et al., IBM Tech.Discl. Bulletin vol. 26, No. 2, Jul. 1983, pp. 553-554.
"Pipelined Data Flow In A Communications Adapter", Miller, IBM Tech.Discl. Bulletin, vol. 22, No. 6, Nov. 1979, pp. 2214-2215.

Affiliated with

Also associated with

Rating

Direct memory access controller with adaptive pipelining and bus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Direct memory access controller with adaptive pipelining and bus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Direct memory access controller with adaptive pipelining and bus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1417492