Multiplex communications – Wide area network – Packet switching
Patent
1993-12-13
1994-10-25
Chin, Wellington
Multiplex communications
Wide area network
Packet switching
3701053, 375118, H04J 306
Patent
active
053596056
ABSTRACT:
A circuit for adjusting the bit rates of two signals is necessary for plesiochronous multiplexers, for example, to bring the plesiochronous signals, which are to be combined to one digital signal of the next higher hierarchy, to the same bit rate. For this purpose, the circuit arrangement comprises an elastic store (4) as well as a justification decision circuit (15, 16). In order that a circuit having such features can be used for bit rates of the order of 140 Mbit/s and yet can be arranged largely in CMOS technology, the bit clocks of the first and second signals are reduced at the ratio of 1:n. Furthermore, a serial-to-parallel converter (2) converts bit groups of n serial bits of a first signal into bit groups of n parallel bits, which are written in groups into the elastic store (4) and are also read out in groups. The parallel bit groups read out are applied to a controllable selection matrix (5) having n outputs, which transmits n selected bits of more than one bit group to n outputs. The justification decision circuit (15, 16) controls the reading operation of the elastic store (4) and also the selection matrix (5).
REFERENCES:
patent: 4158107 (1979-06-01), Nicholas
patent: 4224473 (1980-09-01), Kaul et al.
patent: 4596026 (1986-06-01), Cease et al.
patent: 4649536 (1987-03-01), Krinock
patent: 4669080 (1987-05-01), Aveneau et al.
patent: 4674088 (1987-06-01), Grover
patent: 4791652 (1988-12-01), McEachern et al.
patent: 4811340 (1989-03-01), McEachern et al.
patent: 4845711 (1989-07-01), LeFort et al.
patent: 4899339 (1990-02-01), Shibagki et al.
patent: 4928275 (1990-05-01), Moore et al.
patent: 5014271 (1991-05-01), Fujimoto et al.
CCITT, vol. III--Fasc. III 4, "General Aspects of Digital Transmission Systems: Terminal Equipments" Recommendations G. 707-709, pp. 107-174.
Duttweiler, "Waiting Time Jitter", The Bell System Technical Journal, vol. 51, No. 1, Jan. 1972, pp. 165-207.
Niegel Michael
Robledo Miguel
Urbansky Ralph
Barschall Anne E.
Chin Wellington
Kizou Hassan
U.S. Philips Corporation
LandOfFree
Circuit arrangement for adjusting the bit rates of two signals does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit arrangement for adjusting the bit rates of two signals, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit arrangement for adjusting the bit rates of two signals will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-141102