Programmable gate array with improved interconnect structure, in

Details Programmable gate array with improved interconnect structure, in Programmable gate array with improved interconnect structure, in

1993-03-03

1994-10-25

Trans, Vincent N.

Boots, shoes, and leggings

364488, 364716, 34082583, 307465, H03K 17693

Patent

active

053595360

ABSTRACT:
A programmable gate array with an improved interconnect structure facilitates multi-source networks, communication of signals long distances across the array, and creation of networks in a symmetrical interconnect structure. The interconnect includes direct connections for each configurable logic block in the array to eight neighbors, including adjacent configurable logic blocks and next adjacent configurable logic blocks. Also, the interconnect includes uncommitted long lines which are driven by outputs of configurable logic blocks but not committed through the interconnect to inputs of any specific logic block. Rather, the uncommitted long lines are committed to connections to other segments of the interconnect. The interconnect structure also includes staggered switching matrices at the intersections of the horizontal and vertical buses in the interconnect. Repowering buffers that are configurable in both directions are associated with bidirectional lines in the interconnect, and include a bypass path. The interconnect provides for communication of control signals from off the chip, from any configurable logic block in the array, and from the input/output structures in the array to any or all other configurable logic blocks and input/output blocks in the array.

REFERENCES:
patent: 4536859 (1985-08-01), Kamuro
patent: 4609986 (1986-09-01), Hartmann et al.
patent: 4642487 (1987-02-01), Carter
patent: 4668880 (1987-05-01), Shoji
patent: 4675673 (1987-06-01), Oliver
patent: 4677318 (1987-06-01), Veenstra
patent: 4688072 (1987-08-01), Heath et al.
patent: 4706216 (1987-11-01), Carter
patent: 4713557 (1987-12-01), Carter
patent: 4724531 (1988-02-01), Angleton et al.
patent: 4758985 (1988-07-01), Carter
patent: 4775942 (1988-10-01), Ferreri et al.
patent: 4786904 (1988-11-01), Graham, III et al.
patent: 4845633 (1989-07-01), Furtek
patent: 4870302 (1989-09-01), Freeman
patent: 4931946 (1990-06-01), Ravindra et al.
patent: 5036473 (1991-07-01), Butts et al.
patent: 5089973 (1992-02-01), Furtek
patent: 5126950 (1992-06-01), Rees et al.
patent: 5128871 (1992-07-01), Schmitz
patent: 5212652 (1993-05-01), Agrawal et al.
R. H. Freeman, "XC3000 Family of User-Programmable Gate Arrays", Microprocessors & Microsystems, vol. 13, No. 5, Jun. 1989, pp. 313-320.
"XC3000 Logic Cell Array Family", (technical data handbook), Published by Xilinx, pp. 1-31.
"The Programmable Gate Array Design Handbook", 1st Ed., Published by Xilinx, pp. 1--1 to 1-31.
Sami et al., "Reconfigurable Architectures for VLSI Processing Arrays", Proceedings of the IEEE, vol. 74, No. 5, May 1986, pp. 712-722.
F. B. Manning, "An Approach to Highly Integrated, Computer-Maintained Cellular Arrays", IEEE Transactions on Computers, vol. C-26, No. 6, Jun. 1977, pp. 536-552.
S. K. Knapp, "Optimizing Programmable Gate Array Designs", IRE WESCON Convention Record, vol. 32, Nov. 1988, pp. 421-427.
XCELL, The Newsletter for Xilinx Programmable Gate Array Users, Second Third Quarter 1989, Issue 3.
XC4000 Logic Cell Array Family, Xilinx, Inc., 1990.
ACT Family Field Programmable Gate Array Databook, Actel Corporation, Apr. 1990.
Altera User-Configurable Logic Databook, Sep. 1988.
"The XC4000 Logic Cell Array Family--Data Book", published by XILINX, 1991, pp. 1-64.
"The XC4000 Logic Cell Array Family--Technical Data", published by XILINX, 1990, pp. 1-53.
Dave Bursky, "On-Chip RAM and Hierarchical Routing Improve Programmable-Array Flexibility", Electronic Design, Jul. 12, 1990, pp. 35-36.
Peter Alfke, "Third-Generation Architecture Boosts Speed and Density of Field-Programmable Gate Arrays", XILINX, Jun. 1990, pp. 1-12.

Affiliated with

Also associated with

Rating

Programmable gate array with improved interconnect structure, in does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable gate array with improved interconnect structure, in, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable gate array with improved interconnect structure, in will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-140405