Boots – shoes – and leggings
Patent
1989-11-20
1990-07-31
Shoop, Jr., William M.
Boots, shoes, and leggings
340723, G09G 106
Patent
active
049455001
ABSTRACT:
A process which stores a representation of a polygon forming a portion of a three-dimensional object and compares the polygon to pixels from a scan line as they are passed by. The processor stores a representation of a polygon and compares each pixel passed by the processor to the polygon to determine whether the pixel is within the polygon. If the pixel is within the polygon, its Z position (depth) is compared to the Z position of a corresponding position in the polygon. If the Z position of the polygon position is in front of the Z position of the pixel so that the polygon would obscure the previous pixel description, the Z position and an associates material value (e.g., color) of the polygon is substituted for the Z position of the pixel. The three-dimensional object is preferably represented with triangles and each polygon processor is preferably a triangle processor, with a series of triangle processors arranged in a pipeline. Two pipelines may be provided in parallel. Several triangle processors can be placed on a single semiconductor chip with input and output buffers for performing multiplexing, delaying and skewing. An X counter on the chip rederives the pixel X position, eliminating the need for this input.
REFERENCES:
patent: 3372557 (1973-05-01), Evans et al.
patent: 3684876 (1972-08-01), Sutherland
patent: 3732557 (1973-05-01), Evans et al.
patent: 3763365 (1973-10-01), Seitz
patent: 3816726 (1974-06-01), Sutherland et al.
patent: 3889107 (1975-06-01), Sutherland
patent: 4283765 (1981-08-01), Rieger
patent: 4291380 (1981-09-01), Rohner
patent: 4343037 (1982-08-01), Bolton
patent: 4371872 (1983-02-01), Rossman
patent: 4380046 (1983-04-01), Fung
patent: 4412296 (1983-10-01), Taylor
patent: 4458330 (1984-07-01), Imsand et al.
patent: 4492956 (1985-01-01), Collmeyer et al.
patent: 4550315 (1985-10-01), Bass et al.
patent: 4570181 (1986-02-01), Yamamura
patent: 4570233 (1986-02-01), Yan et al.
patent: 4586038 (1986-04-01), Sims et al.
patent: 4646075 (1987-02-01), Andrews et al.
patent: 4658247 (1987-04-01), Gharachorloo
patent: 4697178 (1987-09-01), Heckel
patent: 4709231 (1987-11-01), Sakaibara et al.
patent: 4730261 (1988-03-01), Smith
patent: 4736200 (1988-04-01), Ounuma
patent: 4737921 (1988-04-01), Goldwasser et al.
"High Speed Image Rasterization Using Scan Line Access Memories", Demetrescu, 1985 Chapel Hill Conference on Very Large Scale Integration 35 (H. Fuchs ed, 1985).
"Super Buffer: A Systolic VSLI Graphics Engine for Real Time Raster Image Generation", Gharachorloo & Pottle, 1985 Chapel Hill Conference on Very Large Scale Integration 35 (H. Fuchs ed, 1985).
"Pixel-Planes: Building a VLSI-Based Graphics System", Foulton et al., 1985, Chapel Hill Conference on Very Large Scale Integration 35 (H. Fuchs ed, 1985).
"Reentrant Polygon Clipping", Sutherland & Hodgman, Communications of the ACM, Jan. 1974, vol. 17.
"An Anaylsis and Algorithm for Polygon Clipping", Liang & Barsky, Research Contributions, Robert Haralick, Editor, 1983 ACM.
"A VLSI Approach to Computer Image Generation", Cohen & Demetrescu, presented at the First Interservice/Industry Training Equipment Conference, Orlando, Fla., Nov. 28, 1979.
Carroll David H.
Colwell Robert C.
Haughey Paul C.
Schlumberger Technologies Inc.
Shoop Jr. William M.
LandOfFree
Triangle processor for 3-D graphics display system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Triangle processor for 3-D graphics display system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Triangle processor for 3-D graphics display system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1402817