Fishing – trapping – and vermin destroying
Patent
1991-01-17
1991-10-29
Chaudhuri, Olik
Fishing, trapping, and vermin destroying
437 52, 437 60, 357 236, H01L, H01L
Patent
active
050616501
ABSTRACT:
A method is disclosed for forming a capacitor on a semiconductor wafer. A first electrically conductive layer is applied atop the wafer and engages exposed active areas. A first dielectric layer is next applied. The first dielectric and conductive layers are then patterned to define an outline for the lower capacitor plate. A second dielectric layer, having an etch rate which is slower than the first, is then applied and planarized or otherwise etched down to the first dielectric layer. The first dielectric layer is then etched down to the first conductive layer to produce upwardly projecting walls of second dielectric material surrounding the lower capacitor plate outline. A second electrically conductive layer is then applied. It is then anisotropically etched to provide a first electrically conductive wall extending upwardly from the first conductive layer. A third dielectric layer is then applied. The third dielectric layer is then anisotropicallly etched to provide a first dielectric wall extending upwardly from the first conductive layer adjacent the first conductive wall. A third electrically conductive layer is next applied over the first conductive and dielectric walls. It is then anisotropically etched to provide a second electrically conductive wall extending upwardly from the first conductive layer adjacent the first dielectric wall. The first dielectric wall is then etched from the wafer. A capacitor dielectric layer is then applied, followed by a fourth electrically conductive layer to form an upper capacitor plate.
REFERENCES:
T. Ema et al., "3-Dimensional Stacked Capacitor Cell For 16M and 64M DRAMS", IEDM 1988, pp. 592-595.
S. Inoue et al., "A Spread Stacked Capacitor (SSC) Cell For 64MBIT DRAMs", IEDM 1989, pp. 31-34.
H. Watanabe et al., "A New Stacked Capacitor Structure Using Hemispherical-Grain (HSG) Poly-Silicon Electrodes", Extended Abstracts of the 22nd (1990 International Conference on Solid State Device and Materials, 1990, pp. 873-887.
Hayashide et al., "Fabrication of Storage Capacitance-Enhanced Capacitors with a Rouge Electrode", Extended Abstracts of the 22nd (1990 International) Conference on Solid State Devices and Materials, 1990, pp. 869-872.
Fazan et al., "Thin Nitride Films on Textured Polysilicon to Increase Multimegabit DRAM Cell Charge Capacity", IEEE Electron Device Letters, vol. 11, No. 7, Jul. 1990, pp. 279-281.
T. Mine et al., "Capacitance-Enhanced Staked-Capacitor with Engraved Storage Electrode for Deep Submicron DRAMS", Extended Abstracts of the 21st Conference on Solid State Devices and Materials, 1989, pp. 137-140.
"Stacked Capacitor DRAM Cell with Vertical Fins", IBM Technical Disclosure Bulletin, vol. 33, No. 2, Jul. 1990, pp. 245-247.
Kaga et al., "Crown-Shaped Stacked Capacitor Cell for 1.5-V Operation 65-Mb DRAM's", IEEE Transactions on Electron Devices, vol. 38, No. 2, Feb. 1991, pp. 255-260.
Chan Hiang
Dennison Charles H.
Fazan Pierre
Liu Yauh-Ching
Rhodes Howard E.
Chaudhuri Olik
Micro)n Technology, Inc.
Ojan Ourmazd
LandOfFree
Method for formation of a stacked capacitor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for formation of a stacked capacitor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for formation of a stacked capacitor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1400332