Controller for a synchronous DRAM that maximizes throughput by a

Details Controller for a synchronous DRAM that maximizes throughput by a Controller for a synchronous DRAM that maximizes throughput by a

1995-05-10

1997-05-13

Asta, Frank J.

Boots, shoes, and leggings

364DIG1, 365233, 395432, 395477, 395478, 395485, 395494, 395496, G06F 1300

Patent

active

056300964

ABSTRACT:
A controller for a synchronous DRAM is provided for maximizing throughput of memory requests to the synchronous DRAM. The controller maintains the spacing between the commands to conform with the specifications for the synchronous DRAMs while preventing gaps from occurring in the data slots to the synchronous DRAM. Furthermore, the controller allows memory requests and commands to be issued out of order so that the throughput may be maximized by overlapping required operations which do not specifically involve data transfer. To achieve this maximized throughput, memory requests are tagged for indicating a sending order. Thereafter, the memory requests may be arbitrated when conflicting memory requests are queued and this arbitration process is then decoded for simultaneously updating scheduling constraints. The memory requests may be further qualified based on the scheduling constraints and a command stack of memory request is then developed for modifying update queues. The controller also functions by receiving a controller clock signal and generating an SDRAM clock signal by dividing this controller clock signal.

REFERENCES:
patent: 4685088 (1987-08-01), Iannucci
patent: 4691302 (1987-09-01), Mattanusch
patent: 4734888 (1988-03-01), Tielert
patent: 4740924 (1988-04-01), Tielert
patent: 4790418 (1988-12-01), Masterson
patent: 5077693 (1991-12-01), Hardee et al.
patent: 5179667 (1993-01-01), Iyer
patent: 5193193 (1993-03-01), Iyer
patent: 5253214 (1993-10-01), Herrmann
patent: 5253357 (1993-10-01), Allen et al.
patent: 5276856 (1994-01-01), Norsworthy et al.
patent: 5278967 (1994-01-01), Curran
patent: 5283877 (1994-02-01), Gastinel et al.
patent: 5287327 (1994-02-01), Takasugi
patent: 5301278 (1994-04-01), Bowater et al.
patent: 5311483 (1994-05-01), Takasugi
patent: 5381536 (1995-01-01), Phelps et al.
patent: 5513148 (1996-04-01), Zagar
IBM Technical Disclosure Bulletin, vol. 33, No. 6A, pp. 269-272, Nov. 1990.
IBM Technical Disclosure Bulletin, vol. 33, No. 6A, pp. 265-266, Nov. 1990.
IBM Technical Disclosure Bulletin, vol. 31, No. 9, pp. 351-354, Feb. 1989.
IBM Technical Disclosure Bulletin, vol. 33, No. 3A, pp. 441-442, Aug. 1990.
Micron Semiconductor, Inc., Spec Sheet, MT48LC2M8S1 S, cover page and pp. 33 and 37, 1993.

Affiliated with

Also associated with

Rating

Controller for a synchronous DRAM that maximizes throughput by a does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Controller for a synchronous DRAM that maximizes throughput by a, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Controller for a synchronous DRAM that maximizes throughput by a will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1393447