Boots – shoes – and leggings
Patent
1993-06-28
1997-05-13
Kriess, Kevin A.
Boots, shoes, and leggings
395551, 395800, 3642318, 364269, G06F 930, G06F 938
Patent
active
056300859
ABSTRACT:
A microcomputer includes an instruction decoder and a program counter. The instruction decoder decodes fetched instructions and outputs a control signal ordering execution of the fetched instruction. The control signal from the instruction decoder includes a component controlling fetch cycles which triggers a fetch cycle at the beginning of each instruction cycle to fetch the operand for the instruction currently being executed and midway through each instruction cycle to fetch the OP code for the next instruction. The program counter is responsive to the triggering of each fetch cycle to increment its counter value so as to keep the counter value consistent with the address being accessed in each fetch cycle.
REFERENCES:
patent: 3609700 (1971-09-01), Wollum
patent: 3766527 (1973-10-01), Briley
patent: 3771138 (1973-11-01), Celtrude et al.
patent: 3840861 (1974-10-01), Amdahl et al.
patent: 3961313 (1976-06-01), Bodner et al.
patent: 4316247 (1982-02-01), Iwamoto
patent: 4399507 (1983-08-01), Cosgrove et al.
patent: 4471432 (1984-09-01), Wilhite et al.
patent: 4541045 (1985-09-01), Kromer
Intel, The MCS-80/85 Family, User's Manual, 1982. pp. 2-7--2-23.
Kananen Ronald P.
Kriess Kevin A.
Sony Corporation
Toplu Lucien
LandOfFree
Microprocessor with improved instruction cycle using time-compre does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microprocessor with improved instruction cycle using time-compre, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor with improved instruction cycle using time-compre will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1393295