Process for forming a semiconductor device including conductive

Fishing – trapping – and vermin destroying

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

437195, 437228, 1566361, 1566561, H01L 213213

Patent

active

055939198

ABSTRACT:
The embodiments of the present invention allow the formation of interconnect and vias without forming via veils or excessive thinning of vias. Conductive members (52, 54, 56, 58) are formed with a pattern generally corresponding to the shape of interconnects. A lower intermetallic insulating layer (70)is deposited over the substrate (30) and removed over conductive members (52, 54, 56, 58) before forming via portions. Via portions are formed from the conductive members (52, 54, 56, 58). An upper intermetallic insulating layer (134) is formed and planarized to fill locations overlying the interconnect portions of the conductive members (52, 54, 56, 58) near the vias.

REFERENCES:
patent: 4410622 (1983-10-01), Dalal et al.
patent: 4470874 (1984-09-01), Bartush et al.
patent: 4536951 (1985-08-01), Rhodes et al.
patent: 4541893 (1985-09-01), Knight
patent: 4614021 (1986-09-01), Hulseweh
patent: 4670091 (1987-06-01), Thomas et al.
patent: 4914056 (1990-04-01), Okumura
patent: 4917759 (1990-04-01), Fisher et al.
patent: 4948459 (1990-08-01), Van Laarhoven et al.
patent: 4954423 (1990-09-01), McMann et al.
patent: 4973562 (1990-11-01), Den Blanken
patent: 5055426 (1991-10-01), Manning
patent: 5071518 (1991-12-01), Pan
patent: 5132775 (1992-07-01), Brighton et al.
patent: 5171713 (1992-12-01), Matthews
patent: 5187121 (1993-02-01), Cote et al.
patent: 5328553 (1994-07-01), Poon
patent: 5382545 (1995-01-01), Hong
patent: 5385867 (1995-01-01), Ueda et al.
J. R. Kitcher, IBM Tech. Discl. Bulletin, 23 (4) (1980) 1395, "Intergral stud for multilevel metal" Sep. 1980.
Oakley, et al.; "Pillars--The Way to Two Micron Pitch Multilevel Metallisation;" Jun. 21-22, 1984 V-MIC Conf.; Ch. 1999-2; pp. 23-29; (1984).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Process for forming a semiconductor device including conductive does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Process for forming a semiconductor device including conductive , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for forming a semiconductor device including conductive will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1387863

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.