System for parallel port with direct memory access controller fo

Details System for parallel port with direct memory access controller fo System for parallel port with direct memory access controller fo

1996-04-30

1999-04-06

Lee, Thomas C.

G06F 1300

Patent

active

058929762

ABSTRACT:
The parallel or printer port in a personal computer can receive data from the memory under the control of the direct memory access (DMA) controller, releasing processor resources. The processor enables the parallel port, which then indicates to the DMA controller the desire to transfer data. A state machine in the parallel port, along with associated circuitry, responds to the transfer of the data to the parallel port and then controls the transfer of the data to the attached device, usually a printer. The state machine causes an interrupt to the processor when the transfer is complete or on receipt of errors from the external device. The state machine also communicates with the DMA controller to repeat the transfer process until the transfer is complete or an error occurs. Various DMA channels and parallel port locations can be used. Direct transfers by the processor are blocked during DMA controller handled transfers.

REFERENCES:
patent: 4075691 (1978-02-01), Davis et al.
patent: 4122520 (1978-10-01), Adamchick et al.
patent: 4395756 (1983-07-01), Daniels
patent: 4463421 (1984-07-01), Laws
patent: 4467420 (1984-08-01), Murakami et al.
patent: 4639910 (1987-01-01), Toegel et al.
patent: 4730308 (1988-03-01), Friedman et al.
patent: 4755937 (1988-07-01), Glier
patent: 4802120 (1989-01-01), McCoy
patent: 4922416 (1990-05-01), Krishnan et al.
patent: 4989113 (1991-01-01), Hull
patent: 5014237 (1991-05-01), Masters
patent: 5038282 (1991-08-01), Gilbert
patent: 5090830 (1992-02-01), Kroeger et al.
patent: 5113523 (1992-05-01), Colley
patent: 5255238 (1993-10-01), Ichige et al.
Derwent Publications Ltd., London, GB, Abstract AU8822202, Week 8924.
PC Magazine, "IBM PS/2 Models 90 and 95 True 486 Power at Last", Feb. 26, 1991, pp. 287-308.
Multi-I/O Card Users Manual, p. 23.
M. Morris Mano, Computer Systems Architecture, 1982, pp. 428-434.
Motorola Semiconductor Technical Data Hemos Single-Chip MicroComputer 1985, pp. 4-1 to 4-6.
Intel Product Guide, 1983 p. 29.
S. Whtimore, "Micro Five Introduces AT Compatible", PC Week, v2, n22, p. 4, Jun. 1985.
S. Kanzler, "Micro Five AT Clone: A Superior Performer", PC Week, v2, n37, pp. 37-40, Sep. 1985.
"Nibble-Wide Bidirectional Personal Computer Parallel Port Communication Interface", IBM Technical Disclosure Bulletin, v30, n3, pp. 1336-1339, Aug. 1987.
"Asynchronous Parallel Data Transfer Interface Technique", IBM Technical Disclosure Bulletin, v31, n10, pp. 450-453, Mar. 1989.

Affiliated with

Also associated with

Rating

System for parallel port with direct memory access controller fo does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System for parallel port with direct memory access controller fo, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for parallel port with direct memory access controller fo will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1380407