Boots – shoes – and leggings
Patent
1987-02-18
1989-08-01
Harkcom, Gary V.
Boots, shoes, and leggings
364736, G06F 738
Patent
active
048538868
ABSTRACT:
A multiplier multiplies first binary data X and second binary data Y in 2' complement format, X=(X4, X3, X2, X1) and Y=(Y4, Y3, Y2, Y1) to obtain the product Q=(Q4, Q3, Q2, Q1). An adder/subtractor performs addition/subtraction of third binary data Q'=(Q4, Q3, Q4, Q4) and fourth binary data Z=(Z4, Z3, Z2, Z1) in 2's complement format in response to a control signal. The third binary data includes upper bits and lower bits. The upper bits includes the upper two bits Q4 and Q3 of the multiplication result Q=(Q4, Q3, Q2, Q1). The lower two bits include the inverted most significant bit Q4 of the multiplication result. When the adder/subtractor operates in the adder mode, the inverted most significant bit Q4 of the multiplication result is applied as a carry input to the adder/subtractor. In the subtractor mode, the most significant bit Q4 of the multiplication result is applied as a carry bit to the adder/subtractor.
REFERENCES:
patent: 3019977 (1962-02-01), Duinker et al.
patent: 4589084 (1986-05-01), Fling et al.
patent: 4594678 (1986-06-01), Uhlenhoft
patent: 4598382 (1986-07-01), Sato
Kriz, "Multiply Round Control", IBM Technical Disclosure Bulletin, vol. 27, #6, pp. 3404-3405, Nov. 1984.
"Study on Generation of Musical Tone in PARCOR Speech Synthesis," Transactions of the Committee on Speech Research, The Acoustical Society of Japan S 82-04, Apr. 26, 1982.
Harkcom Gary V.
Kabushiki Kaisha Toshiba
Shaw Dale M.
LandOfFree
Digital signal processing circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital signal processing circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital signal processing circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-137022