Fishing – trapping – and vermin destroying
Patent
1989-09-06
1991-11-19
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437 38, 437 40, 437 67, 437203, 437228, 357 22, H01L 21265
Patent
active
050666037
ABSTRACT:
In fabricating a junction field effect transistor, specifically a static induction transistor, an epitaxial layer of high resistivity N-type silicon is grown on a substrate of low resistivity silicon. The surface of the epitaxial layer is marked in a pattern to expose a plurality of elongated surface areas. The wafer is subjected to reactive ion etchings in SiCl.sub.4 and Cl.sub.2 and subsequently in Cl.sub.2 to form parallel grooves with rounded intersection between the wide walls and bottoms of the grooves. Ridges of silicon are interposed between grooves. A layer of silicon oxide is grown on all the silicon surfaces. The grooves are filled with deposited silicon oxide and silicon oxide is removed to form a planar surface with the upper surfaces of the ridges. P-type conductivity imparting material is ion implanted into alternate (gate) ridges and diffused to form gate regions which extend laterally beneath the silicon dioxide in the adjacent grooves, N-type conductivity imparting material is ion implanted in the top of the intervening (source) ridges. Metal contacts are applied to the gate ridges, source ridges, and the bottom of the substrate.
REFERENCES:
patent: 3500139 (1970-03-01), Frouin et al.
patent: 3979237 (1976-09-01), Morcom et al.
patent: 4104086 (1978-08-01), Bonclur et al.
patent: 4228450 (1980-10-01), Anantha et al.
patent: 4466180 (1984-08-01), Soclof
patent: 4520552 (1985-06-01), Armould et al.
patent: 4543706 (1985-10-01), Bencuya et al.
patent: 4608582 (1986-08-01), Nishizawa
patent: 4683643 (1987-08-01), Nakajima et al.
patent: 4746963 (1988-05-01), Uchida et al.
patent: 4835586 (1989-05-01), Cogan et al.
patent: 4845051 (1989-07-01), Cogan et al.
Park, Kwang D. (GTE Lab Inc.), "Reactive Sputter Etching of Single Crystalline Silicon with Chlorine and Tetrachlorosilane", Proc.-Symposium. Plasma Process, 4th, 257-262, 1983.
Bulat Emel S.
Devlin Brian T.
GTE Laboratories Incorporated
Hearn Brian E.
Keay David M.
Lohmann, III Victor F.
Thomas Tom
LandOfFree
Method of manufacturing static induction transistors does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing static induction transistors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing static induction transistors will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1369979