Fishing – trapping – and vermin destroying
Patent
1989-01-10
1991-11-19
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437 55, 437 56, 437 32, 437918, 148DIG9, 148DIG151, H01L 21331
Patent
active
050666029
ABSTRACT:
In a semiconductor IC, a vertical pnp or npn transistor of a uniform characteristic and a high breakdown voltage is made by forming, for example, a p.sup.- -collector region (39) in an n-type epitaxial region, an n-well base region (41) formed in the p.sup.- -collector region (39) and a p-emitter region (42) formed in the n-well base region (41); and furthermore, for example as shown in FIG. 9, p.sup.- -regions (40) and (49) are formed simultaneously with the p.sup.- -collector region (39) and an n-region (53) is formed simultaneously with the n-well base region (41), thereby constituting IIL of superior characteristics and a high resistance device at the same time as forming of the vertical transistor without substantial increase of manufacturing steps; and in the similar way, by combining the p.sup.- -region and n-region formed in the above-mentioned simultaneous steps with other region formed simultaneously with the forming of the vertical transistor, high h.sub.FE transistor, high speed vertical npn transistor, cross-over devices, p-channel and/or n-channel MOS transistors can be formed within limited manufacturing steps.
REFERENCES:
patent: 3576475 (1971-04-01), Kronlage
patent: 3638079 (1972-01-01), Chan
patent: 3702428 (1972-11-01), Schmitz et al.
patent: 3865649 (1975-02-01), Beasom
patent: 3956035 (1976-05-01), Herrmann
patent: 4087900 (1978-05-01), Yiannoulos
patent: 4120707 (1978-10-01), Beasom
patent: 4403395 (1983-09-01), Curran
patent: 4404738 (1983-09-01), Sasaki et al.
patent: 4546539 (1985-10-01), Beasom
patent: 4826780 (1989-05-01), Takemoto et al.
Fujita Tsutomu
Komeda Tadao
Takemoto Toyoki
Yamada Haruyasu
Hearn Brian E.
Matsushita Electric - Industrial Co., Ltd.
Quach T. N.
LandOfFree
Method of making semiconductor IC including polar transistors does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making semiconductor IC including polar transistors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making semiconductor IC including polar transistors will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1369976