Patent
1987-06-22
1989-02-14
Laroche, Eugene R.
357 59, 357 47, 357 48, H01L 2702, H01L 2904
Patent
active
048050083
ABSTRACT:
A semiconductor device such as a CMOS is provided with highly doped polycrystalline silicon regions for preventing undesired operations of parasitic transistors. Each polycrystalline region is extended deeper from a top surface of the silicon chip than source and drain regions of MOS transistors. In a substrate region of each MOS, one polycrystalline region of the same conductivity type as the substrate region is formed near the source region, and connected with said source region so that the polycrystalline region is held equipotential with the source region.
REFERENCES:
patent: 4209713 (1980-06-01), Satou et al.
patent: 4327368 (1982-04-01), Uchida
patent: 4477310 (1984-10-01), Park et al.
patent: 4513309 (1985-04-01), Cricchi
patent: 4574467 (1986-03-01), Halfacre et al.
patent: 4593459 (1986-06-01), Poppert et al.
patent: 4646124 (1987-02-01), Zunino
patent: 4647957 (1987-03-01), Coquin et al.
Kyomasu, et al, "Analysis of Latch-Up in CMOS IC," Denshi-Tsushin-Gakkai-Ronbunshi, '78/2 vol. J61-CN02, pp. 106-113.
Mihara Teruyoshi
Yao Kenji
LaRoche Eugene R.
Nissan Motor Co,. Ltd.
Shingleton Michael B.
LandOfFree
Semiconductor device having MOSFET and deep polycrystalline sili does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device having MOSFET and deep polycrystalline sili, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device having MOSFET and deep polycrystalline sili will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1369794