Cryptography – Particular algorithmic function encoding – Nbs/des algorithm
Patent
1994-04-22
1995-12-12
Cain, David C.
Cryptography
Particular algorithmic function encoding
Nbs/des algorithm
3701101, 348384, 348441, 348409, H04N 7167
Patent
active
054757541
ABSTRACT:
In an inverse transport processor, program component packet payloads of respective program components are directed to select areas of random access memory (RAM) (18) in accordance with a plurality of start and end pointers which are stored in a first plurality (86, 89) of registers, one for each program component. Addresses are generated, in part, by a plurality of read pointer registers (82) multiplexed with an adder (80) to successively increment the pointers for respective program components. The start pointers are associated with read pointers to from memory addresses that scroll through designated memory blocks selectively assigned to respective program components. Memory access for read and write functions are arbitrated (98) so that no incoming program data can be lost, and all component processors are serviced.
REFERENCES:
patent: 5168356 (1992-12-01), Acampora et al.
patent: 5233654 (1993-08-01), Harvey et al.
patent: 5239365 (1993-08-01), Uz
patent: 5289276 (1994-02-01), Siracusa et al.
patent: 5371547 (1994-12-01), Siracusa et al.
Bridgewater Kevin E.
Deiss Michael S.
Cain David C.
Herrmann Eric P.
Kurdyla Ronald H.
Thomson Consumer Electronics Inc.
Tripoli Joseph S.
LandOfFree
Packet video signal inverse transport processor memory address c does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Packet video signal inverse transport processor memory address c, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Packet video signal inverse transport processor memory address c will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1367037