Multiport RAM based multiprocessor

Details Multiport RAM based multiprocessor Multiport RAM based multiprocessor

1992-02-27

1995-12-12

Treat, William M.

Boots, shoes, and leggings

3649474, 36496431, 364DIG2, G06F 1500

Patent

active

054756316

ABSTRACT:
Presented is an integrated circuit chip including a random access memory (RAM) array, serial access memory (SAM), an arithmetic logic unit, a bidirectional shift register, and masking circuitry. The arithmetic logic unit, SAM, shift register, and masking circuitry are all as wide as one side of the RAM array, and are all communicable with each other via data transfer means. This allows wide word processing, user configurable for parallel processing. Bits masked by the masking circuitry are selectable by data in the bidirectional shift register, providing shiftable masking means. Random access and serial access are done through separate ports. The bidirectional shift register is optionally serially accessible. Methods of use are also presented.

REFERENCES:
patent: 4065666 (1977-12-01), Wu
patent: 4142242 (1979-02-01), Duvochel et al.
patent: 4228518 (1980-10-01), Chamberlin
patent: 4257095 (1981-03-01), Nadir
patent: 4270167 (1981-05-01), Koelher et al.
patent: 4338675 (1982-07-01), Palmer et al.
patent: 4484259 (1984-11-01), Palmer et al.
patent: 4580215 (1986-04-01), Morton
patent: 4723226 (1988-02-01), McDonough et al.
patent: 4724517 (1988-02-01), May
patent: 4851834 (1989-07-01), Stockebrand et al.
patent: 4878191 (1989-10-01), Oguchi
patent: 4912636 (1990-03-01), Magar et al.
patent: 5034887 (1991-07-01), Yasui et al.
patent: 5053949 (1991-10-01), Allison et al.
Steven G. Morton, "Intelligent Memory Chips Provide Ultra High Performance Digital Signal Processing and Pattern Recognition", Oxford Computer, May 20, 1988.
Colin Johnson, "`Smart` RAM Pulls Vector Duty", Electronic Engineering Times, Apr. 25, 1988, Issue 483, pp. 45 and 48.
Steven G. Morton, "Intelligent Memory Chips Break the Von Neumann Bottleneck", Synapse Connection, Apr. 1988, pp. 1, 10-14.
Bob Cushman, "Matrix Crunching with Massive Parallelism", VLSI Systems Design, Dec. 1988, pp. 18, 19, 22, 26-28, 30, 32.

Affiliated with

Also associated with

Rating

Multiport RAM based multiprocessor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiport RAM based multiprocessor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiport RAM based multiprocessor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1365727