Boots – shoes – and leggings
Patent
1994-06-01
1996-02-20
Trans, Vincent N.
Boots, shoes, and leggings
364488, G06F 1750
Patent
active
054935083
ABSTRACT:
A methodology for generating structural descriptions of complex digital devices from high-level descriptions and specifications is disclosed. The methodology uses a systematic technique to map and enforce consistency of the semantics imbedded in the intent of the original, high-level descriptions. The design activity is essentially a series of transformations operating upon various levels of design representations. At each level, the intended meaning (semantics) and formal software manipulations are captured to derive a more detailed level describing hardware meeting the design goals. Important features of the methodology are: capturing the users concepts, intent, specification, descriptions, constraints and trade-offs; architectural partitioning; what-if analysis at a high level; sizing estimation; timing estimation; architectural trade-off; conceptual design with implementation estimation; and timing closure. The methodology includes using estimators, based on data gathered over a number of realized designs, for partitioning and evaluating a design prior to logic synthesis. From the structural description, a physical implementation of the device is readily realized. The methodology further includes an automated interactive, iterative technique for creating a system-level specification in a directly-executable formal specification language. This technique makes use of formal verification and feasibility analysis techniques to iteratively refine the specification prior to implementation. This iterative refinement eliminates many ambiguities and inconsistencies from the specification, and ensures that there is at least one realizable implementation of the specification. The formal verification techniques are further employed to ensure that as the design progresses, compliance with the specification is maintained, and that any specification change is reflected and accounted for, both system-wide and implementation-wide.
REFERENCES:
patent: 4833619 (1989-05-01), Shimizu et al.
patent: 5146583 (1992-09-01), Matsunaka et al.
patent: 5222030 (1993-06-01), Dangelo et al.
patent: 5258919 (1993-11-01), Yamanouchi et al.
patent: 5299137 (1994-03-01), Kingsley
K. L. McMillan & J. C. Schwalbe, "Formal Verification of the Gigamax Cache Consistency Protocol". Technical Report, Carnegie Mellon University, Jun. 20, 1991, pp. 1-21.
J. R. Burch, E. M. Clarke, K. L. McMillan & D. L. Dill, "Sequential Circuit Verification Using Symbolic Model Checking". Proceedings of the 27th Design Automation Conference, pp. 46-51, 1990.
A. Camilleri, M. Gordon & T. Melham, "Hardware Verification Using Higher-Order Logic". Proceedings of the International Federation For Information Processing International Working Conference: From HDL Descriptions To Guaranteed Correct Circuit Designs, pp. 1-25, 1987.
N. Shankar, S. Owre, & J. M. Rushby, "The PVS Proof Checker: A Reference Manual", Draft, Computer Science Laboratory, SRI International Menlo Park, CA, Mar. 1993, pp. i-59.
J. J. Joyce & C. Seger, "Linking BDD-Based Symbolic Evaluatiion To Interactive Theorem-Proving", Proceedings of the 30th Design Automation Conference, pp. 469-474, 1993.
Dangelo Carlos
Nagasamy Vijay
LSI Logic Corporation
Trans Vincent N.
LandOfFree
Specification and design of complex digital systems does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Specification and design of complex digital systems, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Specification and design of complex digital systems will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1361324