Digitally controlled first order jitter attentuator using a digi

Details Digitally controlled first order jitter attentuator using a digi Digitally controlled first order jitter attentuator using a digi

1994-01-04

1996-02-20

Callahan, Timothy P.

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

327150, 327308, 331179, H03L 700, H03D 1300

Patent

active

054932432

ABSTRACT:
A circuit for attenuating phase jitter on an incoming clock signal includes a digital frequency synthesizer, and a phase lock loop including a phase detector. The digital phase detector compares the phase relationship between an incoming signal and a clock signal generated by the digitally controlled frequency synthesizer and produces an output signal proportional to the phase difference. The output signal comprises both a direction indicator and a magnitude indicator for controlling the digitally controlled frequency synthesizer. One of a plurality of phases of a voltage controlled oscillator (VCO) are selected in response to the output signal to alter the frequency of the clock signal.

REFERENCES:
patent: 3516007 (1970-06-01), Bos et al.
patent: 3579122 (1971-05-01), Paine et al.
patent: 3731219 (1973-05-01), Mader et al.
patent: 3931585 (1976-01-01), Barker et al.
patent: 4091335 (1978-05-01), Giolma et al.
patent: 4129748 (1978-12-01), Saylor
patent: 4242639 (1980-12-01), Boone
patent: 4270183 (1981-05-01), Robinson et al.
patent: 4360788 (1982-11-01), Erps et al.
patent: 4490688 (1984-12-01), Borras et al.
patent: 4539531 (1985-09-01), Thomas et al.
patent: 4563657 (1986-01-01), Qureshi et al.
patent: 4565976 (1986-01-01), Campbell
patent: 4584695 (1986-04-01), Wong et al.
patent: 4633488 (1986-12-01), Shaw
patent: 4667168 (1987-05-01), Shiomi et al.
patent: 4712223 (1987-12-01), Nelson
patent: 4733197 (1988-03-01), Chow
patent: 4791386 (1988-12-01), Shiga
patent: 4805198 (1989-02-01), Stern et al.
patent: 4855683 (1989-08-01), Troudet et al.
patent: 4862485 (1989-08-01), Guinea et al.
patent: 4906941 (1990-03-01), Kato et al.
patent: 4941156 (1990-07-01), Stern et al.
patent: 4972442 (1990-11-01), Steierman
patent: 4975660 (1990-12-01), Svenson
patent: 5008637 (1991-04-01), Ray
patent: 5057794 (1991-10-01), Shih
patent: 5059924 (1991-10-01), JenningsCheck
patent: 5068628 (1991-11-01), Ghoshal
patent: 5077529 (1991-12-01), Ghoshal et al.
patent: 5079519 (1992-01-01), Ashby et al.
patent: 5159291 (1992-10-01), Ghoshal
patent: 5162746 (1992-11-01), Ghoshal
patent: 5181228 (1993-01-01), Takatori
patent: 5317283 (1994-05-01), Korhonen
Cheng-Chung Shih and Sam Yinshang Sun, "Jitter Attenuation Phase Locked Loop Using Switched Capacitor Controlled Crystal Oscillator," Rockwell International, Semiconductor Products Division, Newport Beach, California, n.d., 3 pp.
Floyd M. Gardner, Ph.D., Phaselock Techniques, 2nd ed., John Wiley & Sons, n.d., pp. 92-143.
Dr. Roland E. Best, "Theory of the Digital PLL," PHASE-LOCKED LOOPS: Theory, Design, and Applications, McGraw-Hill Book Company, 1984, pp. 69-110.
IBM Technical Disclosure Bulletin, vol. 27, No. 3, Aug. 1, 1984, New York, USA, pp. 1463-1464, M. Cukier, "Fast Digital Phase-Locked Oscillator".
Motorola Technical Developments, vol. 13, Jul. 1, 1991, Schaumberg, US pp. 11-13, S. MCCaslin, "Ring Oscillator PLL Phase Selectors".

Affiliated with

Also associated with

Rating

Digitally controlled first order jitter attentuator using a digi does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digitally controlled first order jitter attentuator using a digi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digitally controlled first order jitter attentuator using a digi will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1358412