Automatic delay adjustment for static timing analysis

Details Automatic delay adjustment for static timing analysis Automatic delay adjustment for static timing analysis

1990-02-20

1993-05-11

Trans, Vincent N.

Boots, shoes, and leggings

364488, 364578, G06F 1560

Patent

active

052107000

ABSTRACT:
Delay analysis in logic simulation is enhanced by providing, in a simulation model of a logic circuit, a timing delay tag on each circuit path connecting the output of a first with the input of the second circuit element. Each circuit leg is given a delay value and a clock phase tag providing information about how the delay value is clocked. The clock phase tags correspond to respective phases of a multi-phase circuit clock and relate the delay values to particular clock phases. The phase tag also indicates whether the signal on the data path is triggered by the rising or falling edge of the specified clock phase. At circuit nodes, clock phase tags are concatenated. Thus, if a clocked circuit element responds to an input signal which is a composite of several upstream output signals, the concatenated clock phase tags and delay values can be analyzed to determine if a timing adjustment is required. The information further supports the automatic adjustment of delay value, if needed.

REFERENCES:
patent: 3939336 (1976-02-01), Vasiliev et al.
patent: 4263651 (1981-04-01), Donath et al.
patent: 4527249 (1985-07-01), Van Brunt
patent: 4635218 (1987-01-01), Widdoes, Jr.
patent: 4656592 (1987-04-01), Spaanenburg
patent: 4698760 (1987-10-01), Lembach et al.
patent: 4815016 (1989-03-01), Young
patent: 4821220 (1989-04-01), Duisberg
patent: 4924430 (1990-05-01), Zasio et al.
patent: 5077676 (1991-12-01), Johnson et al.
"Timing Influenced Layout Design" by Burstein et al; IEEE 22nd Design Automation Conf., 1985, pp. 124-130.
"Synchronous Path Analysis in MOS Circuit Simulator" by V. D. Agrawal, IEEE (9th Design Automation Conf., 1982, pp. 629-635.

Affiliated with

Also associated with

Rating

Automatic delay adjustment for static timing analysis does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Automatic delay adjustment for static timing analysis, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automatic delay adjustment for static timing analysis will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1356040