Fishing – trapping – and vermin destroying
Patent
1992-08-04
1993-05-11
Chaudhuri, Olik
Fishing, trapping, and vermin destroying
437 48, 437 52, 437228, H01L 2170, H01L 21265
Patent
active
052100480
ABSTRACT:
Source and drain regions of a second conductivity type are formed in a stripe form in the surface area of a semiconductor substrate of a first conductivity type. A first insulation film is formed on the source and drain regions of the substrate. A second thin insulation film having a tunnel effect is formed on that part of the substrate which lies between the source and drain regions. A floating gate is formed on the second insulation film. A third insulation film is formed on the first insulation film, the floating gate and that part of the substrate which lies between the source and drain regions and on which the second insulation film is not formed. A control gate is formed on the third insulation film in a stripe form extending in a direction which intersects the source and drain regions. An impurity region of the first conductivity type having an impurity concentration higher than the substrate is formed in the substrate except the source and drain regions and the portions lying below the control gate. A floating gate transistor is constituted to include the substrate, source and drain regions, second insulation film, floating gate, third insulation film and control gate. An offset transistor is constituted to include the substrate, source and drain regions, third insulation film and control gate. The first insulation film and the impurity region are used as an element isolation region of a memory cell.
REFERENCES:
patent: 4597060 (1986-06-01), Mitchell et al.
patent: 4639893 (1987-01-01), Eitan
patent: 4794562 (1988-12-01), Kato et al.
patent: 4849369 (1989-07-01), Jeuch et al.
patent: 4905062 (1990-02-01), Esquivel et al.
patent: 4997781 (1991-03-01), Tigelear
Asano Masamichi
Inami Michiharu
Miyakawa Tadashi
Shoji Atsushi
Taura Tadayuki
Chaudhuri Olik
Kabushiki Kaisha Toshiba
Trinh Loc Q.
LandOfFree
Nonvolatile semiconductor memory device with offset transistor a does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Nonvolatile semiconductor memory device with offset transistor a, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile semiconductor memory device with offset transistor a will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1349835