Communications: electrical – Digital comparator systems
Patent
1975-12-16
1977-06-14
Chapnick, Melvin B.
Communications: electrical
Digital comparator systems
G11C 902, G11C 1900, G11C 2100
Patent
active
040300781
ABSTRACT:
Circuit arrangement for noncyclic data permutations between the memory cells of a dynamic memory including a permutation network for transferring the contents of a predetermined memory cell into the access port or read-write cell of the memory and an access control system for producing a permutation sequence. The permutation network is comprised of 2.sup.k -1 memory cells which are arranged in a tree-like structure in k of 0 to k-1 numbered planes so that plane i is formed of 2.sup.i memory cells. Each memory cell of plane i is connected to two adjacent interconnected memory cells of plane i+1 so that these three memory cells form a triangle in which the contents of these cells can be cyclically interchanged in a clockwise direction. Each memory cell of the planes 1 .ltoreq. i .ltoreq. k-2 belongs to two triangles while the one memory cell of plane 0, which acts as the access port or read-write cell, and the memory cells of plane k-1 belong to but one triangle. The access control system provides for the simultaneous transfer of the contents of the memory cells disposed in even numbered planes to the associated memory cells of the next higher odd numbered planes (permutation A) or for the simultaneous transfer of the contents of the memory cells disposed in odd numbered planes to the associated memory cells of the next higher even numbered plane (permutation B) to effect either permutation A or permutation B.
REFERENCES:
patent: 3226683 (1965-12-01), Gaffney, Jr.
patent: 3388381 (1968-06-01), Prywes et al.
patent: 3548384 (1970-12-01), Barton et al.
patent: 3614746 (1971-10-01), Klinkhamer
patent: 3716840 (1973-02-01), Masten et al.
patent: 3737864 (1973-06-01), Werner
patent: 3766534 (1973-10-01), Beausoleil et al.
patent: 3916387 (1975-10-01), Woodrum
Stone; "Dynamic Memories with Enhanced Data Access" in IEEE Transactions on Computers, vol. C-21, No. 4, Apr., 1972; pp. 359-366.
Aho & Ullman; "Dynamic Memories with Rapid Random and Sequential Access" in IEEE Transactions on Computers, vol. C-23, No. 3, Mar. 1974; pp. 272-276.
Chapnick Melvin B.
Gesellschaft fur Mathematik und Datenverarbeitung m.b.H.
LandOfFree
Dynamic memory arrangement for providing noncyclic data permutat does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic memory arrangement for providing noncyclic data permutat, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic memory arrangement for providing noncyclic data permutat will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-13493