Fishing – trapping – and vermin destroying
Patent
1995-03-27
1996-01-09
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437209, 437210, 437214, 437217, H01L 2160
Patent
active
054828988
ABSTRACT:
An inexpensive packaged integrated circuit with improved heat dissipative capacity and electrical performance. In one embodiment, the packaged integrated circuit includes a semiconductor die, a plurality of electrically conductive package leads, a thermal induction plate and a plurality of electrically conductive bond wires. A surface of the thermal induction plate may remain exposed outside the package. The thermal induction plate reduces package lead inductance and provides shielding of electromagnetic radiation that can cause electromagnetic interference. Preferably, holes are formed through the thermal induction plate to enhance flow of the package material during formation of a package and provide interlocking of the package to the remainder of the integrated circuit. In another embodiment, the packaged integrated circuit further includes a heat sink having a surface exposed to the exterior of the package. The heat sink may also perform an electrical function such as, for instance, acting as a power or ground plane. One or more generally conductive layers can be added to either of the above embodiments. The generally conductive layer or layers may be used to provide ground planes, power planes and/or electrically conductive traces for signal routing or an interconnect ring. The generally conductive layer or layers enable uniform power and ground supplies to be provided to the circuitry formed on the die, reduce package lead inductance, provide decoupling capacitances that reduce switching noise and crosstalk, and allow increased flexibility in the placement of particular circuit components.
REFERENCES:
patent: 4410905 (1983-10-01), Grabbe
patent: 4541005 (1985-09-01), Hunter et al.
patent: 4631820 (1986-12-01), Harada et al.
patent: 4675985 (1987-06-01), Goto
patent: 4769344 (1988-09-01), Sakai et al.
patent: 4835120 (1989-05-01), Mallik et al.
patent: 4891687 (1990-01-01), Mallik et al.
patent: 4975761 (1990-12-01), Chu
patent: 4994936 (1991-02-01), Hernandez
patent: 5006919 (1991-04-01), Disko
patent: 5081067 (1992-01-01), Shimizu et al.
patent: 5102829 (1992-04-01), Cohn
patent: 5158912 (1992-10-01), Kellerman et al.
patent: 5179039 (1993-01-01), Ishida et al.
patent: 5264393 (1993-11-01), Tamura et al.
patent: 5286680 (1994-02-01), Cain
patent: 5328870 (1994-07-01), Marrs
Amkor Electronics, Inc.
Hearn Brian E.
Picardat Kevin M.
LandOfFree
Method for forming a semiconductor device having a thermal dissi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming a semiconductor device having a thermal dissi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming a semiconductor device having a thermal dissi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1302956