Very long instruction word (VLIW) computer having efficient inst

Details Very long instruction word (VLIW) computer having efficient inst Very long instruction word (VLIW) computer having efficient inst

1997-01-30

1998-09-08

Harrell, Robert B.

G06F 930

Patent

active

058058508

ABSTRACT:
A CPU of a computer system utilizing a VLIW architecture comprises an instruction register, an instruction sequencing unit, a bank of data registers, a set of arithmetic/logic units (ALUs), and instruction decode logic. The bit positions in the instruction register correspond to a set of parcels or fields, each parcel corresponding to a different respective one of the ALUs. The operation, if any, performed by each ALU during a machine cycle is specified by the parcel corresponding to the ALU. Each parcel of an instruction may contain such information as an operation code (op code), source and destination registers, special registers, immediate data, storage addresses, etc. In order to reduce the total number of bits required to store an instruction, at least some of the bit positions required to specify such information to the instruction decode logic are implied by the position of the parcel within the instruction word. Preferably, multiple-way conditional branches may be specified in each instruction word. A variable number of conditional branches may be specified by using some of the parcels which would otherwise be available to specify operations in the ALUs.

REFERENCES:
patent: 4236206 (1980-11-01), Strucker et al.
patent: 4506325 (1985-03-01), Bennett et al.
patent: 4766566 (1988-08-01), Chuang
patent: 5057837 (1991-10-01), Colwell et al.
patent: 5179680 (1993-01-01), Colwell et al.
patent: 5197135 (1993-03-01), Eickemeyer et al.
patent: 5333280 (1994-07-01), Ishikawa et al.
patent: 5371864 (1994-12-01), Chuang
patent: 5404469 (1995-04-01), Chung et al.
patent: 5408658 (1995-04-01), Rechtschaffen et al.
patent: 5412784 (1995-05-01), Rechtschaffen et al.
patent: 5442760 (1995-08-01), Rustad et al.
K. Ebcioglu, "Some Design Ideas for a VLIW Architecture for Sequential-Natured Software," in Parallel Processing (Proceedings of IFIP WG 10.3 Working Conf. on Parallel Procesing). M. Cosnard et al., pp. 1-21, North Holland, 1988.
"A VLIW Architecture for a Trace Scheduling Center," Robert P. Colwell et al., 1987 ACM, pp. 180-192.
"Very Long Instruction Word Architectures and the ELI-512," Joseph A. Fisher, 1983 ACM pp. 140-150.
"VLIW Machines: Multiprocessings We Can Actually Program," Joseph A. Fisher et al., 1984 IEEE, pp. 299-305.
"An Architectural Framework for Supporting Heterogeneous Instruction-Set Architectures," Gabriel M. Silberman et al., 1993 IEEE, Jun. 1993, pp. 39-56.

Affiliated with

Also associated with

Rating

Very long instruction word (VLIW) computer having efficient inst does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Very long instruction word (VLIW) computer having efficient inst, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Very long instruction word (VLIW) computer having efficient inst will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1293509