Fishing – trapping – and vermin destroying
Patent
1986-01-10
1988-02-09
Saba, William G.
Fishing, trapping, and vermin destroying
357 15, 357 22, 437 40, 437 84, 437 97, 437176, 437192, 437203, 437249, 437911, 148DIG53, 148DIG82, 148DIG88, 148DIG122, H01L 21265, H01L 21302
Patent
active
047242205
ABSTRACT:
The fabrication of high performance and reliable Buried Channel Field Effect Transistor (BCFET) using Schottky gate junction and heavily doped N layers for the source and drain electrode is described. The BCFET is composed of a semi-insulating substrate in which two N layers for the drain electrodes and one N layer for the source electrode are formed in one of the semi-insulating surface. The N source electrode is centrally located between the two N electrodes and all three lie in the same plane. The source and drain electrodes are separated by a thin semi-insulating layer, the length of which can range from 0.5 micron to several micron range, depending on the desired voltage breakdown. A Schottky gate is defined in an active N layer directly above the source N layer. The ohmic contacts for the source and drain N layers are defined several microns away from the Schottky junction, resulting in a considerable improvement in device reliability. Reliability is further enhanced by the fact that the resulting device is buried within the material where it is insulated from the ambient.
REFERENCES:
patent: 3609477 (1971-09-01), Drangeid et al.
patent: 3663873 (1972-05-01), Yagi
patent: 3681668 (1972-08-01), Kobayashi
patent: 3804681 (1974-04-01), Drangeid et al.
patent: 3912546 (1975-10-01), Hunsperger et al.
patent: 3928092 (1975-12-01), Ballamy et al.
patent: 3931633 (1976-01-01), Shannon et al.
patent: 4101922 (1978-07-01), Tihanyi et al.
patent: 4111725 (1978-09-01), Cho et al.
patent: 4141021 (1979-02-01), Decker
patent: 4156879 (1979-05-01), Lee
patent: 4236166 (1980-11-01), Cho et al.
patent: 4244097 (1981-01-01), Cleary
patent: 4249190 (1981-02-01), Cho
patent: 4265934 (1981-05-01), Ladd
patent: 4266233 (1981-05-01), Bertiotti
patent: 4404732 (1983-09-01), Andrade
patent: 4426767 (1984-01-01), Swanson et al.
patent: 4551904 (1985-11-01), Berenz et al.
"Integration Technique for Closed Field Effect Transistors", Cady, Jr., et al., IBM Tech. Discl. Bulletin, vol. 16, No. 11, Apr. 1974, pp. 3519-3520.
"The Opposed Gate-Source Transistor (OGST): A New Millimeter Wave Transistor Structure", John J. Berenz, G. C. Dalman and C. A. Lee, TRW Defense and Space Systems Group, Redondo Beach, CA 90278 and Cornell University, School of Electrical Engineering, Ithaca, NY 14853.
Eaton Corporation
Saba William G.
LandOfFree
Method for fabricating buried channel field-effect transistor fo does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating buried channel field-effect transistor fo, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating buried channel field-effect transistor fo will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1283964