Paging receiver having selectively protected regions of memory

Details Paging receiver having selectively protected regions of memory Paging receiver having selectively protected regions of memory

1988-01-11

1989-06-13

Orsino, Jr., Joseph A.

Communications: electrical

Systems

Nonselective paging

34082522, 34082544, 34082550, G08B 310

Patent

active

048396281

ABSTRACT:
A paging receiver includes a nonvolatile memory which is readable for controlling the operation of the paging device and is capable of being partitioned into a plurality of regions. A protect means is also included for allowing modification to a selected region of the nonvolatile memory in response to an unlock signal. In a first embodiment, the unlock signal is externally applied to the paging receiver. In a second embodiment, the unlock signal is generated when a predetermined coded signal stored in the paging receiver matches a received coded signal. In a third embodiment, the protect means further includes a switch means to permit the selected region of memory to be modified while preventing other regions of memory to be modified.

REFERENCES:
patent: 4211919 (1980-07-01), Ugon

Affiliated with

Also associated with

Rating

Paging receiver having selectively protected regions of memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Paging receiver having selectively protected regions of memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Paging receiver having selectively protected regions of memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1280092