Parallel data processor with shift register inter-processor tran

Details Parallel data processor with shift register inter-processor tran Parallel data processor with shift register inter-processor tran

1987-03-24

1989-08-15

Chan, Eddie P.

Boots, shoes, and leggings

3642319, 364229, 3642291, 3642387, 3642707, G06F 1516

Patent

active

048581100

ABSTRACT:
A parallel data processor is disclosed, in which a plurality of fundamental computing elements each comprising a computer and a memory are connected in a two-dimensional lattice configuration, each of said fundamental computing elements being operated by an identical instruction provided by a single control section, and in which said each fundamental computing element is provided with a shift register having ability of data transmission to the memory in said element and of further data transmission, which is asynchronous to operation in said element, between the adjacent fundamental computing elements, said latter data transmission being conducted concurrently to the operation in said element.

REFERENCES:
patent: 3582899 (1971-06-01), Semmelhaak
patent: 4174514 (1979-11-01), Sternberg
patent: 4215401 (1980-07-01), Holsztynski et al.
patent: 4380046 (1983-04-01), Fung
patent: 4418383 (1983-11-01), Doyle et al.
patent: 4580215 (1986-04-01), Morton

Affiliated with

Also associated with

Rating

Parallel data processor with shift register inter-processor tran does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Parallel data processor with shift register inter-processor tran, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel data processor with shift register inter-processor tran will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-127065