Boots – shoes – and leggings
Patent
1994-08-31
1996-10-15
Geckil, Mehmet B.
Boots, shoes, and leggings
39520002, 364DIG1, 3642283, 364229, 3642407, G06F 1300
Patent
active
055663427
ABSTRACT:
Connections between the node switch sets associated with processors in large scalable processor arrays, such as those of the butterfly variety, are arranged, like the 2-D mesh array, in rows and columns between the node switch sets. Additional sets of switches called pivot switch sets are used to accomplish this. They are added to the processors and the processor switch sets to form processor clusters. The clusters are each assigned a logical row and column location in an array. Each pivot switch set is connected to all node switch sets in the same assigned column location and to all node switch sets in the same assigned row location as the pivot set. Consequently, any two node switch sets are connected by way of a pivot set located at either (a) the intersection row of the first node set and the column of the second node set or at (b) the intersection of the column of the first node set and the row of the second node set.
REFERENCES:
patent: 4215401 (1980-07-01), Holsztynski et al.
patent: 4639857 (1987-01-01), McCanny et al.
patent: 4780873 (1988-10-01), Mattheyses
patent: 4797882 (1989-01-01), Maxemchuk
patent: 4991171 (1991-02-01), Teraslinna et al.
patent: 5189414 (1993-02-01), Tawara
patent: 5226125 (1993-07-01), Balmer et al.
patent: 5331642 (1994-07-01), Valley et al.
patent: 5331643 (1994-07-01), Smith
patent: 5333271 (1994-07-01), Fredericks et al.
patent: 5345556 (1994-09-01), Zapisek
Class of Rearrangeable Switching Networks; D. C. Opferman et al., 1971, Bell System Technical Journal, pp. 1579-1618.
Performance of Processor-Memory Interconnections for Multiprocessors, J. H. Patel, IEEE Transactions on Computers, vol. 30, No. 10, Oct. 1981, pp. 771 to 780.
Cost-Performance Bounds for Microcomputer Networks, D. Read and H. Schvetman, IEEE Transactions on Computers, vol. 32, No. 1, Jan. 1983 pp. 83 to 95.
Multicomputer Networks, Message-Based Parallel Processing, by D. A. Reed and R. M. Fujimoto, The MIT Press, 1987, pp. 42 to 46.
Routing Techniques for Rearrangeable Interconnection Networks by Chow et al., copyright 1980, IEEE, pp. 64-65.
Generalized Connection Networks for Parallel Processor Intercommunication by C. D. Thompson, IEEE Transactions on Computers, vol. C-27, No. 12, Dec. 1978, pp. 1119 to 1125.
Routing Schemes for the Augmented Data Manipulator Network in an MIMD System, IEEE Transactions on Computers, vol. C-31, No. 12, Dec. 1992, pp. 1202 to 1214.
The Indirect Binary N-Cube Microprocessor Array by M. Pease, IEEE Transactions on Computers 1977, vol. C-26, No. 5, pp. 458 to 473.
Ralph Duncan, "A Survey of Parallel Computer Architectures", IEEE Computer, Feb. 1990, pp. 5-16.
De Groot et al, "Image Processing Using The Sprint Multiprocessor", IEEE Conference Paper (Cat. No. 89CH2767-2), Aug. 1989, pp. 173-176.
Denneau Monty M.
Grice Donald G.
Hochschild Peter H.
Stunkel Craig B.
Geckil Mehmet B.
International Business Machines - Corporation
Tassinari, Jr. Robert P.
LandOfFree
Scalable switch wiring technique for large arrays of processors does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Scalable switch wiring technique for large arrays of processors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scalable switch wiring technique for large arrays of processors will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1254655