Computer apparatus including a main memory prefetch cache and me

Details Computer apparatus including a main memory prefetch cache and me Computer apparatus including a main memory prefetch cache and me

1992-12-24

1996-10-15

Kim, Matthew M.

395375, 39542103, 395464, 395414, 395449, G06F 1208

Patent

active

055663249

ABSTRACT:
A computer system is provided including a main memory prefetch cache which enhances the retrieval of instructions (code and data) stored in the main memory of a computer. The computer system includes a processor and a processor cache coupled thereto. A memory controller is coupled to the processor and includes a main memory prefetch cache. The memory controller also includes control circuitry which determines if a current line requested by the processor is stored in the prefetch cache, and if so, the memory controller retrieves the current line from the prefetch cache and provides the current line to the processor. The next line is then retrieved from the main memory and is overwritten over the current line in the prefetch cache. Otherwise, if the memory controller determines that the prefetch cache does not contain the current line requested by the processor, then the current line is retrieved from the main memory and is provided to the processor. The next line is then retrieved from the main memory and is stored in the prefetch cache at a register location which was occupied by the least recently used line in the cache. The invention includes circuitry and methodology for determining the least recently used line stored within the prefetch cache.

REFERENCES:
patent: 4214303 (1980-07-01), Joyce et al.
patent: 4317168 (1982-02-01), Messina et al.
patent: 4371927 (1983-02-01), Wilhite et al.
patent: 4439828 (1984-03-01), Martin
patent: 4439829 (1984-03-01), Tsiang
patent: 4481573 (1984-11-01), Fukunaga et al.
patent: 4488222 (1984-12-01), Cochcroft, Jr. et al.
patent: 4490782 (1984-12-01), Dixon et al.
patent: 4583165 (1986-04-01), Rosenfield
patent: 4603380 (1986-07-01), Easton et al.
patent: 4631660 (1986-12-01), Woffinden et al.
patent: 4669043 (1987-05-01), Kaplinsky
patent: 4791642 (1988-12-01), Taylor et al.
patent: 4847758 (1989-07-01), Olson et al.
patent: 4916605 (1990-04-01), Beardsley et al.
patent: 4918587 (1990-04-01), Pechter et al.
patent: 4933837 (1990-06-01), Freidin
patent: 4943908 (1990-07-01), Emma et al.
patent: 4972316 (1990-11-01), Dixon et al.
patent: 4996641 (1991-02-01), Talgam et al.
patent: 5247642 (1993-09-01), Kadlec et al.
patent: 5283880 (1994-02-01), Marcias-Garza
patent: 5381539 (1995-01-01), Yanai et al.
patent: 5420994 (1995-05-01), King et al.
IBM Technical Disclosure Bullentin, vol. 31, No. 3, Aug. 1988, New York pp. 303-306, "High Performance Microprocessor Memory System".
Gregory, Caching designs eliminate wait states to relieve bottlenecks, Computer Design, v27, n19, p65(5).

Affiliated with

Also associated with

Rating

Computer apparatus including a main memory prefetch cache and me does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Computer apparatus including a main memory prefetch cache and me, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer apparatus including a main memory prefetch cache and me will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1254389