Delay equalization emulation for high speed phase modulated dire

Details Delay equalization emulation for high speed phase modulated dire Delay equalization emulation for high speed phase modulated dire

1990-07-30

1992-08-18

Nguyen, Long T.

Boots, shoes, and leggings

G06F 102

Patent

active

051405407

ABSTRACT:
In a pipelined direct digital synthesis system (FIG. 3), new increment data (124) and/or phase modulation data (122) are input delay equalized by providing the data to a series of switch blocks (132), each switch block corresponding to a stage of the accumulator (124). Each switch block includes a multiplexer (132) for selecting among the new increment data, phase modulation data, and previously stored increment data, and includes a flip-flop circuit (134) for storing the selected increment data. A shift register (140) provides select signals (146) to each of the multiplexers. In operation, as a single bit propagates through the shift register, the select signals sequentially control the multiplexers to sequentially interleave blocks of selected increment data into respective accumulator stages in ascending order of binary significance. The invention thereby substantially reduces the input delay equalization circuitry necessary for coherent operation.

REFERENCES:
patent: 4958310 (1990-09-01), Goldberg

Affiliated with

Also associated with

Rating

Delay equalization emulation for high speed phase modulated dire does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Delay equalization emulation for high speed phase modulated dire, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay equalization emulation for high speed phase modulated dire will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1253976