Boots – shoes – and leggings
Patent
1994-03-21
1996-05-07
Treat, William M.
Boots, shoes, and leggings
364489, 364DIG1, G06F 9455
Patent
active
055155260
ABSTRACT:
A logic circuit optimizing apparatus for optimizing a designed logic circuit including a redundant circuit is disclosed. Conventionally, a large number of operations and limitations have been necessary in designing thereof, in order to detect faults included in the designed logic circuit, and the complete detection of the faults was impossible. The logic circuit optimizing apparatus, however, includes the steps of detecting a redundant circuit included in a designed logic circuit (55 to 59), and the step of deleting the detected redundant circuit (62) and, therefore, the redundant circuit can be completely removed from the designed logic circuit. A logic circuit without faults can be thus designed, and the complete detection of faults can be performed.
REFERENCES:
patent: 4602339 (1986-07-01), Aihara et al.
patent: 4769817 (1988-09-01), Krohn et al.
patent: 4801870 (1989-01-01), Eichelberger et al.
patent: 4816999 (1989-03-01), Berman et al.
patent: 4960724 (1990-10-01), Watanabe et al.
"LSI Chip Design for Testability", 1978 IEEE International Solid-State Circuits Conference, by Sumit Das Gupta et al, pp. 216-217.
"Outline of Data Base Pointed to Hierarchy Design and Hierarchy Design and Process by Hierarchy Development" Information Processing Society of Japan, by Morio Kakinuma et al, Oct. 29, 1982, pp. 1-7.
"Integrated CAD System for Custom LSI (2), Hierarchy Directional Data Base", National Convention of information processing Society of Japan, Morio Kakinuma et al, pp. 1281-1282, 1982.
Kakinuma et al., "Outline of Data Base Pointed to Hierarchy Design and Process by Hierarchy Development," Design Automation 14-4, Oct. 29, 1982, pp. 1-7.
Kakinuma et al., "Integrated CAD System for Custom LSI (2)," 25th National Convention of Information Processing Society of Japan, pp. 1281-1282.
Session XVI: LSI Design, Testing and Interfacing, "LSI Chip Design for Testability", 1978 IEEE International Solid-State Circuits Conference, pp. 216-217.
Mitsubishi Denki & Kabushiki Kaisha
Treat William M.
LandOfFree
Apparatus for detecting redundant circuit included in logic circ does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus for detecting redundant circuit included in logic circ, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for detecting redundant circuit included in logic circ will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1234794